AN OPTIMIZED SEQUENTIAL CONTROLLER FOR IMPLEMENTING STATE TRANSITION TECHNIQUES

Ву

ROBERT M. LAURIE

A THESIS

Submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

MICHIGAN TECHNOLOGICAL UNIVERSITY

1986

This thesis, "An Optimized Sequential Controller for Implementing State Transition Techniques" is hereby approved in partial fulfillment of the requirements for the Degree of MASTER OF SCIENCE IN ELECTRICAL ENGINEERING.

DEPARTMENT: Electrical Engineering

Thesis Advisor

Head of Department

4/15/86

Date

ABSTRACT

AN OPTIMIZED SEQUENTIAL CONTROLLER FOR IMPLEMENTING STATE TRANSITION TECHNIQUES

By ROBERT M. LAURIE

A THESIS
Submitted in partial fulfillment of the requirements
for the degree of
MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

MICHIGAN TECHNOLOGICAL UNIVERSITY 1986

Sequential control is currently implemented on programmable controllers using relay ladder logic to describe the sequential behavior of a system. State transition techniques have many advantages over relay ladder logic for synthesizing sequential control algorithms. Presented in this thesis are descriptions of the state transition diagram, the Petri net, and the state transition table for synthesizing sequential control algorithms. A sequential controller is designed using a state machine and state table architecture, and the design is implemented on a Motorola 6809 microcomputer system. The sequential controller is capable of implementing multiple active state systems, such as those requiring global control.

ACKNOWLEDGMENTS

I wish to thank Brian Staten for his help in debugging the hardware of the MC6809 microcomputer board. I thank Pam for giving me something great to look forward to after graduation. I wish to express my gratitude to Ed Heikkila and the rest of the EERC night-janitorial crew for their moral support and encouragement on all those late nights throughout my graduate career.

TABLE OF CONTENTS

Abstract	t	•••••••••••••••iii
Acknowle	edgmen	tsiv
List of	Figure	esvii
List of	Table	sviii
Chapter	1.	Introduction1
Chapter	2.	Sequential Control4
	2.1	Definition4
	2.2	General Case Problem4
	2.3	Semi-Automatic Drill Press Example6
Chapter	3.	The Programmable Controller9
	3.1	Evolution9
	3.2	Description10
	3.3	Industrial Acceptance11
	3.4	Future Trends12
	3.5	Relay Ladder Logic Programming Language14
Chapter	4.	State Transition Techniques17
	4.1	State Transition Diagrams18
	4.2	Petri Net
	4.3	State Transition Table23
	4.4	Three Station Automated Drilling Example25
	4.5	Evaluation of Methods29
Chapter	5.	Sequential Controller Architecture35
	5.1	Functional Requirements35

	5.2	State Machine and State Table Architecture.36
	5.3	State Machine and State Table Operation40
Chapter	6.	Sequential Controller Implementation44
	6.1	Sequential Controller Features44
	6.2	Memory Requirements46
	6.3	Hardware Requirements49
	6.4	State Machine Initialization Section51
	6.5	State Machine Sequencing Section54
	6.6	State Machine Action List Processing55
	6.7	State Machine Condition List Processing58
	6.8	Constructing The State Table61
Chapter	7.	Conclusions and Recommendations70
	7.1	Conclusions70
	7.2	Recommendations For Future Work72
Appendia	k A	Program Listing Initialization Section75
Appendia	k B	Program Listing Sequencing Section84
Appendia	k C	Program Listing Action List Processing93
Appendia	k D	Program Listing Condition List Processing.103
Appendia	κE	State Table Assembler Listing113
Reference	ces	

LIST OF FIGURES

Figure	2.1	General Case Sequential Control Problem5
Figure	2.2	Semi-Automatic Drill Press Example7
Figure	3.1	Relay Ladder Logic Diagram For The
		Semi-Automatic Drill Press Example16
Figure	4.1	State Transition Diagram For The
		Semi-Automatic Drill Press Example19
Figure	4.2	Petri Net Diagram For Semi-Automatic
		Drill Press Example21
Figure	4.3	Three Station Automated Drilling System26
Figure	4.4	Petri Net Diagram For Three Station
		Automated Drilling System Example31
Figure	5.1	Sequential Controller Architecture38
Figure	5.2	Sequencing Section Flow Chart42
Figure	6.1	External Hardware Block Diagram50
Figure	6.2	Data Formats for the Sequential Controller53
Figure	6.3	State Table Input / Output Declarations For
		Semi-Automatic Drill Press Example63
Figure	6.4	State Table Action and Condition List
		Functions Declarations For
		Semi-Automatic Drill Press Example64
Figure	6.5	State Table Initialization Section For
		Semi-Automatic Drill Press Example65
Figure	6.6	State Table Sequencing Section For
		Semi-Automatic Drill Press Example67

LIST OF TABLES

Table 2.1	Control Signal Classification For The
	Semi-Automatic Drill Press Example8
Table 4.1	State Transition Table For The
	Semi-Automatic Drill Press Example24
Table 4.2	Control Signal Classification For Three
	Station Automated Drilling System27
Table 4.3	State Transition Table For The Three Station
	Automated Drilling System Example32
Table 6.1	Memory Map of MC6809 System for Sequential
	Controller Implementation47
Table 6.2	State Machine Register Memory Map48
Table 6.3	State Action List Functions56
Table 6.4	State Condition List Functions60

CHAPTER 1

INTRODUCTION

A person walks into an elevator and pushes the button of the desired floor. A sequential controller then takes over. It checks to see that there is no obstruction of the door; closes the door; accelerates to a specified transit speed; decelerates to a final stop at the desired floor; and opens the door. With this sequence complete, control is then passed from the sequential controller to the next person to request service.

Control of elevators, washing machines, and many automated manufacturing machines and processes are all applications of a class of automatic control theory called sequential control. Most operator-machine interfaces are also examples [17]. The increasing need of industry to automate production to remain competitive has generated many new demands for improved techniques in the field of sequential control [8].

Initially, relay logic was the primary means of implementing sequential control. Today, programmable controllers have replaced electromechanical relays in most applications to reduce the cost of implementation and

improve system reliability [38] [29]. The programmable controller uses a graphical language called Relay Ladder Logic to program the sequential control algorithm. Although this language resulted in quick acceptance by industry, it did not improve design methods for sequential control [23].

Much theory and methodology has been developed for continuous control; however sequential control has developed with a minimum of theory or standardized synthesis methods [17]. As sequential systems become more complex and ambitious, improved synthesis methods and new sequential controllers must be developed.

State transition techniques have shown the greatest potential as a synthesis technique for sequential control. They have been used for design and analysis in wholly discrete digital computer systems and have been adapted to sequential control. To reap the real benefits of state transition techniques, a new type of architecture must be developed for programmable controllers. Response times are expected to decrease to one hundredth of what is currently available for scanning-type programmable controllers [23].

This thesis examines sequential control, and how it is

implemented on currently available programmable controllers. Various synthesis methods are compared, and a general purpose sequential controller is designed capable of implementing state transition algorithms with multi-active states. A Motorola 6809 based microcomputer is used to implement this design using state machine and state table architecture. The sequential controller operation is demonstrated for a drilling station example.

CHAPTER 2

SEQUENTIAL CONTROL

This chapter defines sequential control and presents the general case sequential control problem. A semi-automatic drill press is described as an example of sequential control. This example is used in the following two chapters to compare various synthesis techniques.

2.1 DEFINITION


Sequential control is characterized by current events being dependent on past events. Control is determined not only by the value of control signals but also by their order of occurrence. Conceptually, sequential control is viewed as a discrete (noncontinuous) process. Actuation signals are discrete in nature, with a finite number of possible values. Generally, the control algorithm can be expressed as a sequence of actions and conditions; rather than algebraic differential equations as in continuous control. Sequential control is usually characterized by complex cyclical behavior, while continuous control tends to act in response to continuous input signals.

2.2 GENERAL CASE PROBLEM

The generalized sequential control problem consists of

three basic components and four groups of signals as illustrated in Figure 2.1. The plant is the entity to be controlled. The controller implements the control algorithm by transmitting "actuator" signals to the plant dependent on "sensor" signals received from the plant and environmental inputs. The environment is usually an operator or another controller that transmits "operator" signals to the controller and receives "status" signals from the controller. All signals are discrete, having a finite number of possible values.

Figure 2.1: General Case Sequential Control Problem



2.3 SEMI-AUTOMATIC DRILL PRESS EXAMPLE

The semi-automatic drill press shown in Figure 2.2 is an example of a sequential control application. The control signals are grouped into actuator, sensor, and operator signal catagories as described by Section 2.2, in Table 2.1. Note that no status signals exist for this example, therefore this column has been omitted from Table 2.1. Each signal is also described by a letter symbol and this letter is used to represent the signal in the figures to follow. This example will be used in the next two chapters to compare various synthesis techniques.

Start and stop signals are considered to be the only operator signals coming from the environment. When the start button is pushed, the drilling operation begins. When the stop button is pushed all outputs are deactivated.

The drilling operation begins by extending the gripper until the "piece gripped" sensor signals that the workpiece has been gripped. The drill is then lowered until the "drill down" sensor signals that the hole has been drilled. Then the drill is raised until the "drill up" sensor signals that the drill has been returned. The gripper is retracted until the "workpiece free" sensor is activated which defines the end of the drilling operation. This

sequence is repeated when the start button is pushed again.

Figure 2.2: Semi-Automatic Drill Press Example

Actuator Signals: E = Extend gripper

L = Lower drill
R = Raise drill
T = Retract gripper

Sensor Signals: G = Workpiece gripped

D = Drill down
U = Drill up

F = Workpiece free

Operator Signals: S = Start button

P = Stop button




Table 2.1: Control Signal Classification For The Semi-Automatic Drill Press Example

SIGNAL SOURCE	ACTUATOR SIGNAL	SENSOR SIGNAL	OPERATOR SIGNAL	
ENVIRONMENT Control Panel			Start button =S Stop button =P	
PLANT Drill Press Station	Extend gripper =E Lower drill =L Raise drill =R Retract gripper =T	Workpiece gripped =G Drill down =D Drill up =U Workpiece free =F		

CHAPTER 3

THE PROGRAMMABLE CONTROLLER

The primary implementation method of sequential control is the programmable controller. Described in this chapter are the programmable controller's evolution, industrial acceptance, future trends, and the relay ladder logic programming language.

3.1 EVOLUTION

Sequential control has always been an important part of automation, especially in the automotive industry.

In the beginning, sequential control was implemented using many interconnecting relays. Using electromechanical relays, simple controllers were easily designed, noise immunity was high, and loads could be driven directly. However, difficulties in changeability, maintainability, size, slow speed, and high power consumption, prompted the need for a new solution.

Solid state logic brought much improvement over the shortcomings of relays, but changeability was still a problem. In the automotive industry, literally thousands of relays or logic gates would have to be rewired every

time a car model was changed on the production line.

Software-based control algorithms were recognized as the best way to accomplish changes quickly and inexpensively. Programmable controllers were developed to meet these requirements.

3.2 DESCRIPTION

Programmable controllers are implemented using microprocessor-based computer systems. Operation in the industrial environment requires that they be rugged and immune to high levels of heat, electro-magnetic interference, and vibration. A major requirement of a programmable controller is to reliably interface to the plant and environment. Unlike a personal computer, the programmable controller must operate in very harsh industrial environments and be easily interfaced to typical industrial situations. Relatively few mathematical capabilities are provided by programmable controllers; however, extensive mathematical computations are not required to implement sequential control algorithms.

The programmable controller functions as the sequential controller discussed in section 2.2. It accepts discrete inputs from the plant such as push buttons, limit switches, and set points. The controller than determines the proper response to these inputs from the programmed sequential

control algorithm. The control algorithm is then implemented by activating outputs such as relays, motor contactors, and lights.

Most programmable controllers operate as a program scanning translator. This architecture has the advantage of direct programming and implementation by the user. However, it has the disadvantage of slow speed and large program size as compared with compiler type architectures.

The programmable controller has been described as a device that hides a computer in a box in such a way that a designer can use it without knowing anything about computer programming [29]. Since its introduction, the programmable controller has been programmed using a graphical language called relay ladder logic. It allowed for quick acceptance by industry with minimal additional training of personnel to implement existing relay control algorithms.

3.3 INDUSTRIAL ACCEPTANCE

Since its introduction, the programmable controller has sustained very rapid growth. In 1984 sales of programmable controller products reached a high of \$800 million, with an expected market growth of 53 percent in 1985 [11]. With the recent demands that automation has placed on industry, this growth should be sustained for many years to come.

3.4 FUTURE TRENDS

Sequential control designers are demanding much more of programmable controllers than what they were originally designed for. Applications have become more complex, and so has the need for improved design and implementation methods. In this section, future trends are discussed as expected for programmable controllers. These include: control algorithm partitioning; distributed control; fault diagnosis; redundancy; faster response times; and higher mathematical capabilities.

As the size of the application increases, so does the need to partition the problem into smaller and more manageable modules [14] [38] [29] [35] [17]. Just as computer programmers modularize large computer programs into smaller subroutines, sequential control designers would like to partition the application software into segments. The basic rule of partitioning is to divide the plant into smaller segments such that dependence between segments is kept to a minimum. Generally, larger plants consist of several stations. Simplification of the plant control algorithm can be accomplished by partitioning control into local segments for the stations and a global segment to control all local segments. This master/slave relationship minimized dependence between segments.

Distributed control through multiprocessing has been shown to reduce implementation costs and improve system availability [9] [4] [30] [22] [31]. As software is simplified by partitioning the control algorithm into segments, the hardware implementation may also be simplified by using several microcomputers instead of a larger mainframe computer. Multiprocessor communication is accomplished through the use of a data highway with benefits of increased throughput and faster response time [4] [30]. By using this distributed control scheme for automated manufacturing, production lines may be added easily and system faults may be localized to specific lines resulting in only partial production shut down. To have all control accomplished through one large computer is like putting all eggs in one basket.

Fault diagnostics are important in decreasing the down time of a plant and debugging the control system during its development [5]. Before a fault can be diagnosed it must be detected. Abnormal behavior must be described for such fault detection to occur [38]. Anticipatory diagnostics are also desired to predict such things as tool wear, bearing temperatures, and overheating.

Plants requiring high reliability such as medical and

aerospace systems, have fault recovery capability through redundant systems [16]. Redundancy must occur in both hardware and software to ensure high reliability [21]. Typical redundant structures are triplex voting and duplex standby.

Slow response times and minimal mathematical capabilities have prevented programmable controller use in many applications including computerized numerical control [31]. These capabilities must be improved for advanced applications.


3.5 RELAY LADDER LOGIC PROGRAMMING LANGUAGE

Relay ladder logic is currently the most popular language for programmable controllers [7]. It is a direct implementation of the relay ladder logic design method used by designers for many years [33]. All relays described by the control algorithm program are simply replaced by the programmable controller. The graphical language is desirable in terms of testing and monitoring operations; the symbols are easily recognized, and syntax requirements are minimized. Thus, despite inherent problems relay ladder logic programming is certainly one of the major reasons for quick industrial acceptance of the programmable controller [23].

The relay ladder logic diagram for the example problem of Section 2.3 is shown in Figure 3.1. Each rung of the ladder diagram describes input conditions required to activate an output. Conditions are symbolized by either "--] [--" (examine on) or "--]/[--" (examine off). Outputs are symbolized by the symbol "--()--". Timers and counters may also be used in the design with properly labeled symbols.

The primary disadvantage of relay ladder logic is that it is a combinational design method and does not describe the sequential progression of the operation [33]. The current state of the system is not given explicitly [14]. This makes designing and debugging very difficult for complex systems. For larger programs the code is difficult to read and modify. Larger control algorithms contain many pages of relay ladder logic symbols. If one symbol is changed, it may affect any other part of the program. There is no formal way to implement fault diagnostics or redundancy using relay ladder logic. As the program size increases, so does the response time. This problem arises because ladder diagrams are executed by rapidly scanning the entire program in an effort to approximate simultaneous execution of all operations [23].

Figure 3.1: Relay Ladder Logic Diagram For The Semi-Automatic Drill Press Example



Note: Z is a "dummy" output (It exists only within the programmed simulation to provide a desired sequence of operations.)

CHAPTER 4

STATE TRANSITION TECHNIQUES

State transition techniques have been widely used as a design and analysis method for digital computer systems. They have recently been adapted as a design and analysis method for sequential control. Unlike relay ladder logic diagrams which use combinational methods to implement sequential control, state transition techniques show sequential behavior explicitly. All information about past behavior, which is required to determine future behavior, is defined by the currently active state. For all state transition techniques, the current state of the system is explicitly given. Therefore, state transition techniques are a natural and highly structured synthesis method for implementing sequential control.

This chapter describes the three state transition techniques applied to sequential control; state transition diagrams, Petri nets, and state transition tables.


Advantages and disadvantages of each technique are discussed, and a three station automated drilling system is presented to demonstrate global and local control requirements.

4.1 STATE TRANSITION DIAGRAMS

The state transition diagram for the example of Section 2.3 is shown in Figure 4.1. Each state is represented by a circle enclosing a state label and action list. Directed lines between circles represent possible transitions which occur if the conditions, given in the condition list next to the directed lines, are met. When a state is first entered, the device specified in the action list (such as device "A") is either turned on as indicated by "A" or turned off as indicated by "A". Only one state may be active at any time.

An advantage of using the state transition diagram approach is that it is a very explicit method of describing sequential control. The desired sequence is easily designed and debugged. The graphical approach makes it easily interpreted, especially for cases which have several transitional paths. Since only one active state exists on a diagram the progression of control can be easily understood. If a specific state is active, only the conditions that are specified for leaving that state are polled by the controller. Fault diagnostics are also easily incorporated into the design.

Figure 4.1: State Transition Diagram For the Semi-Automatic Drill Press Example




A disadvantage of using state transition diagrams is that no formal way of representing parallel asynchronous processes exists. It is not well suited for describing global control.

4.2 PETRI NET

The Petri net is also a graphical method in which the states of the system are defined by the position of tokens on steps in the net. The Petri net for the example of Section 2.3 is shown in Figure 4.2. Steps are represented by squares containing numbers with the initial step being symbolized by two concentric squares. A rectangle to the right of each square describes the actions which occur if the step is activated. Directed links indicate the flow of control between steps, which is from top to bottom unless otherwise indicated by arrows. Transitions through a link are represented by a short horizontal line with the condition list just to the right. The placement of a token on a step signifies that the step is active and the action list is executed. The token remains on the step until transition conditions are satisfied and it is transferred to a new step. For the relatively simple example of figure 4.2, only one token is on the net at all times. The placement of this token corresponds to the active state.

Figure 4.2: Petri Net Diagram For Semi-Automatic Drill Press Example



For the more complicated case shown in Figure 4.4, several steps may be activated at one time. When transition occurs from step 1, steps 2, 5, and 10 are simultaneously activated, with tokens being placed at steps 2, 5, and 10. This expansion of tokens is symbolized by the double horizontal line. The three tokens progress independently through each of the three step sequences until steps 4, 9, and 14 are all activated. When this occurs the token count is contracted to one and transition occurs to step 17. This reduction in token count is also symbolized by the double horizontal line.

A state exists for each unique placement of tokens on the net. As calculated in Equation 4.1, this Petri net with 17 steps is equivalent to 122 states.

Equation 4.1:

```
Total Number of States
= [Step1]
+ [{Steps2,3,4} x {Steps5,6,7,8,9}
x {(Step10) + (Steps11,12,13 x Steps 15,16)
+ (Step14)}] + [Step17]
= 1 + [3 x 5 x {1 + (3 x 2) + 1}] + 1
= 122 States
```

The advantage of using Petri nets is that parallel asynchronous processes can be represented directly. As

shown by Equation 4.1, it reduces the complexity of a problem with parallel processes over a state transition diagram description. The Petri net is a highly structured and logical design method, and a natural choice for the design of global controllers.

A disadvantage of using Petri nets is that nets become confusing with several transitional paths. Petri nets are slightly more confusing than state transition diagrams for local control (single active state) applications.

4.3 STATE TRANSITION TABLE

A state transition table is a tabular representation of the control algorithm. The state transition table for the example of Section 2.3 is shown in Table 4.1. Four columns exist on a state transition table: the state label; an action list, which is executed when the state is entered; a conditions list, which defines conditions for a transition to occur; and the next state, which is entered if a transition occurs. A state transition table can be constructed easily for any sequential control application. The state transition table clearly answers the question "what will happen if...?" and is easily modified if an answer is unacceptable. Global control can be implemented on a state transition table by using an "expand active states" command. This will have the same effect as

Table 4.1: State Transition Table For The Semi-Automatic Drill Press Example

STATE LABEL	ACTIONS LIST	CONDITIONS LIST	NEW STATE
	Ī	s	2
Sl: Ready	T	P	6
		G	3
S2: Grip Workplece	E	P	6
	ĒL	D	4
S3: Drill Workpiece		Þ	6
O. C. Dallara Parill	ΪR	ט	5
S4: Return Drill		P	6
	RT	F	1
S5: Retract Gripper		P	6
		P P	1
S6: Halt	ĒLRT		

expanding active steps for the Petri net. A contract active states command must also be included to reduce the number of active states. The state transition table for such a multi-active state system is shown in Table 4.3. The advantage of using a state transition table is that any sequential control problem can be synthesized, no matter how many parallel processes or transition paths exist.

The disadvantage of using state transition tables is that the transfer of control between states is not as obvious as with graphical methods.

4.4 THREE STATION AUTOMATED DRILLING SYSTEM EXAMPLE
This example is used to demonstrate the applicability of
the three state transition techniques described to a
system with parallel asynchronous processes. It will also
be used to test the sequential controller design of this
thesis. This example is presented in reference [38].

As shown in Figure 4.3, the drilling station consists of a turntable with three stations positioned 120 degees apart. The control signals are grouped into the four catagories described by Section 2.2, in Table 4.2. Signals are labeled in Table 4.2, with a letter and number.

Figure 4.3: Three Station Automated Drilling System




Table 4.2: Control Signal Classification For Three Station Automated Drilling System Example

SIGNAL SOURCE	ACTUATOR SIGNAL	SENSOR SIGNAL	OPERATOR SIGNAL	STATUS SIGNAL
ENVIRONMENT Control Panel			Start button =Cl Stop button =C2	Request Removal =C3
PLANT Station 1 Workpiece Loader	Extend loader =Ll Retract loader =L3	Piece loaded =L2 Loader return =L4	buccon -c2	Loading done =L5
PLANT Station 2 Drilling Station	Extend gripper=Dl Retract gripper=D3 Lower drill =D5 Raise drill =D7	Workpiece gripped=D2 Grip release=D4 Drill down =D6 Drill up =D8		Drilling done =D9
PLANT Station 3 Testing & Unloading Station	Lower tester =T1 Raise tester =T3 Extend remover=T5 Retract remover=T7	Tester down =T2 Tester up =T4 Workpiece removed=T6 Remover return =T8	Manually removed=T9	Testing done =T10
PLANT	Rotate Plate =Rl	Plate Rotated=R2		

Start and stop signals are considered to be the only operator signals coming from the environment. When the start button is pushed, the sequential controller will begin implementation of the control algorithm. When the stop button is pushed, power to the plant is shut off.

At Station 1, workpieces are loaded onto the turntable one at a time. The loader arm extends until the "piece loaded" sensor is activated and then retracts until the "loader return" sensor is activated. The next workpiece then positions itself on the loader driven by gravity.

Station 2 is the drilling station. The gripper extends until the "workpiece gripped" sensor is activated. The drill is then lowered until the "drill down" sensor is activated which signals that the hole has been drilled. The drill is then raised until the "drill up" sensor signals its return and grip is released.

Station 3 is the testing station. The tester is lowered and a timer is activated. If the "tester down" sensor activates prior to an elapsed time of two seconds, the workpiece passes the test. The tester is raised until the "tester up" sensor signals its return, the remover is extended until the "workpiece removed" sensor signals removal, and the remover is retracted until the "remover

returned" sensor signals its return. If an elapsed time of two seconds occurs without the "tester down" sensor activating, the workpiece fails the test. The tester is raised until the "tester up" sensor signals its return and manual removal is requested until the "manually removed" sensor signals that it has been removed.

When the tasks of all three stations have been completed, only then is the turntable rotated 120 degrees. After rotation, the entire sequence is repeated. This cyclical behavior continues until the stop button is activated.

As shown in Table 4.2, this example requires eleven sensor inputs, three operator inputs, eleven actuator outputs, and four status outputs.

4.5 EVALUATION OF METHODS

State transition techniques are very useful in synthesizing sequential control algorithms. They are well adapted for sequential control purposes and show the sequential behavior of the system explicitly.

The three state transition techniques discussed have many advantages over relay ladder logic methods [14]. They force logical, structured, and accurate designs. Record keeping is convenient and complete. The exact state of

the system is explicitly shown. Partitioning of the control algorithm is easily accomplished. Diagnostics and redundancy can be incorporated in the design by considering anominal behavior [38] [16]. The algorithm can be easily modified and debugged. All sequential functions used by programmable controllers are included with state transition techniques.

All three techniques discussed can be used to synthesize sequential control algorithms; however the best choice depends on the requirements of a particular application. For global control either the Petri net or state transition table is the better choice. Figure 4.4 shows the Petri net for the example of Section 4.4. The transition of control is more obvious with the Petri net than with the state transition table description of the same application as shown in Table 4.3. The state transition diagram would become unmanageable for this application, since it requires 122 states. For local control or algorithms requiring many branching transition paths, the state transition diagram would be less confusing than the Petri net. Graphical methods are preferred for simple applications, since the transfer of control is more obvious than with a state transition table. However, as applications become more complex, graphical methods become cumbersome and state transition tables are

Figure 4.4: Petri Net Diagram For Three Station Automated Drilling System Example




Table 4.3: State Transition Table For The Three Station Automated Drilling System Example

ACTIONS LIST	CONDITIONS LIST	NEW STATE
R1	Cl	2,5,10
Ll	L2	3
L1 L3	L4	4
L3 L5	States 9,14	17
Dl	D2	6
D1 D5	D6	7
D5 D7	D8	8
D7 D3	D4	9
D3		
	LIST R1 L1 L1 L1 L1 L3 L3 L5 D1 D1 D7 D7 D7 D3	LIST C1 R1 C1 L2 L1 L4 L1 L3 States 9,14 D1 D1 D6 D1 D5 D8 D7 D8 D4 D4

(State transition table continued on next page)

Table 4.3: State Transition Table (Continued)

S10: Test Workpiece	Alarml= 2sec	T2 Alarml	11
		T4	12
Sll: Test Pass	Tl T3		
S12: Remove Workpiece	T3 T5	Т6	13
		Т8	14
S13: Return Remover	T5 T7		
Sl4: Testing & Removal	T7 T10		
		Т4	16
S15: Test Fail	T1 T3		
S16: Request Removal	T3 C3	Т9	14
	L5 D9 T10	R2	1
S17: Rotate Plate			

the preferred approach [24]. It is always easy to construct a state transition table from a state transition diagram or Petri net representation, but it is often difficult to construct a graphical representation of a complex system from the state transition table. Consider the system with 50 states and 30 transitional paths between each of the states. For this case either graphical approach would be confusing, and the state transition table description should be used.

CHAPTER 5

SEQUENTIAL CONTROLLER ARCHITECTURE

State transition techniques are far superior to relay ladder logic for synthesizing sequential control algorithms. Programmable controllers use a scanning-translator architecture for implementing relay ladder logic; however, state transition techniques require a new approach with respect to sequential controller architecture. Discussed in this chapter are functional requirements of a sequential controller and a sequential controller architecture based on the state machine and state table concept.

5.1 FUNCTIONAL REQUIREMENTS

The sequential controller must execute the basic sequential control functions common among programmable controllers. These sequential functions include discrete I/O checking and manipulation, counter operations, and timer alarms.

All functions required by state transition techniques must be executable on the sequential controller. Transferring from a state transition technique representation of the control algorithm to the required application data must be easily accomplished. The application data should be compact and require minimal processing time. Data for implementing several application algorithms should be accessible to the sequential controller.

The sequential controller design should be implemented on microprocessor-based systems, and its program should be written in assembly language to generate fast and compact machine code. Position independent machine code is desired, so that the sequential controller can be executed from anywhere within the microprocessor's memory map.

A terminal display of discrete I/O and currently active states is necessary for debugging the control algorithm and monitoring the plant. However, once the control algorithm has been verified it is often desirable to disable the display so that a costly terminal is not required in the final design. This is particularly true of product oriented applications, such as sewing machines [20], vehicles [34], washing machines, or elevators.

5.2 STATE MACHINE AND STATE TABLE ARCHITECTURE


The state machine and state table architecture have been mentioned in several references as the best architecture for implementing a sequential controller based on state transition techniques [16] [20] [9] [23] [29]. However, no

references were found detailing an actual implementation of this architecture. The state machine is the sequential controller which operates on the state table to implement a particular control algorithm. Block diagrams of both the state machine and state table architectures presented in this thesis are shown in Figure 5.1.

The state machine consists of the following four sections: the initialization section; the sequencing section; the action list processing section; and the condition list processing section. The initialization section performs all actions required to initialize the state machine for a particular control application. The sequencing section performs the sequencing required to implement the control algorithm. Called as subroutines within the sequencing section are the action list and condition list processing sections. When a state has just been activated, action list processing occurs; otherwise condition list processing occurs with polling of specified conditions.

The state table contains the machine code required to select and implement several control algorithms. Each control algorithm is assembled into machine code to form an algorithm table, and several algorithm tables may be assembled together to form a state table. The algorithm table may be constructed from a state transition table,

Figure 5.1: Sequential Controller Architecture



Petri net, or state transition diagram representation of the control algorithm.

As discussed in Section 4.5, a state transition table can be easily constructed from either a state transition diagram or Petri net representation. Graphical representations often become too cumbersome for complex systems; however a state transition table can always be designed no matter how complicated the application. Therefore, it is best to use a state transition table format to generate the algorithm table. Graphical methods may be used to clarify an algorithm; however, to base sequential controller input data on a graphical method would limit the sequential controller's capabilities.

Global control may be implemented by the state machine if the capability exists for executing multiple active states. The state machine described in this thesis provides this capability, and the number of active states can be increased or decreased, just as token count can be increased or decreased for the Petri net. Therefore, the state machine as described is based on the token player concepts of the Petri net.

State machine registers are RAM locations required for operation of the state machine. These RAM locations are

used to represent flags, pointers, input and output data buffers, currently active states, and user registers. User registers are used for counters, timer alarms, and data manipulation. State machine registers are the only RAM locations required for a sequential controller implementation, since the state machine and state table are usually stored in ROM.


5.3 STATE MACHINE AND STATE TABLE OPERATION

The state table "input/output declarations" block, as shown in Figure 5.1, defines the I/O device associated with each discrete I/O bit. The state table "instruction declaration" block defines the operation codes for all action and condition functions. These blocks are used to define mnemonic labels when assembling a state table for a particular application.

Up to eight algorithm tables may be contained in the state table, with each algorithm table representing a sequential control algorithm for a different application. The state machine selects the algorithm table based on data contained in the state table or by user prompts entered on the terminal. Then the state machine registers, interface, display, and real time clock are initialized based on information contained in the chosen algorithm table.

Sequencing begins as the state machine enters the sequencing section. A flow chart of the sequencing operation is shown in figure 5.2. Outputs are activated as specified by the output data buffer, and input conditions are stored in the input data buffer. The next active state is determined by incrementing the pointer to the next active state register. If a transition to this active state has just occurred, the state's action list is processed; otherwise the state's condition list is The location of the state's action list or condition list is determined from the state number vector table. Action list processing can manipulate outputs, increment counters, set timer alarms, increase the number of active states, or manipulate user registers. actions must occur only once, when the state is entered. After an action list has been executed, transition conditions are checked every time this active state is called again by the state machine. These transition conditions may be based on inputs, timer alarms, counters, the value of user registers, or the number of other active states. After action or condition list processing has occurred for an active state and if appropriate flags are enabled, the elapsed time is updated and the display is updated. After all active states have been executed, inputs are read and outputs are activated, and the active

Figure 5.2: Sequencing Section Flow Chart



state pointer is reset to the first active state.

The state machine described in this thesis uses polling to check inputs. Polling was chosen over an interrupt-driven structure for several reasons. There is little else for the processor to do except check input conditions. The interrupt service routine would have the same polling structure as the sequencing section. It is desirable to minimize the external hardware requirements. The polling structure as described eliminates potential race conditions.

CHAPTER 6

SEQUENTIAL CONTROLLER IMPLEMENTATION

The sequential controller architecture described in Chapter 5 has been implemented on a microcomputer system based on the Motorola MC6809 microprocessor. This microcomputer was chosen because it was available and interfaces easily to peripherals [36]. The eight bit microprocessor system represents an inexpensive implementation which would be especially important for consumer product applications.

Discussed in this chapter are: the features of the sequential controller; memory and hardware considerations; descriptions of the initialization, sequencing, condition list processing and action list processing sections; and a description of the construction of the state table for a particular application.

6.1 SEQUENTIAL CONTROLLER FEATURES

The sequential controller design of this thesis can access 64 discrete I/O bits. Each bit can be programmed as an input or output, with input bits connected to on/off sensor signals and output bits connected to on/off actuator signals.

Up to 127 states can be programmed for each algorithm table. Initially state #1 alone is activated, however the number of active states can be expanded to 16 of the 127 states. With this multi-active state capability, global control can be implemented easily.

A status line is transmitted periodically to the terminal, which can display one of four formats. Format #1 displays the elapsed time and the 16 possible active states. Format #2 displays the elapsed time and the status of all 64 I/O bits. Format #3 displays the elapsed time, the status of the first 32 I/O bits, and the first eight active states. Format #4 is no status line display.

The terminal display and user prompts can be disabled by changing the first byte of the state table to a number between one and eight. This number tells the state machine which algorithm table to execute. It also allows the final design to be implemented without using a costly terminal.

The state table is constructed and assembled on a development system. After assembly the state table can either be downloaded into RAM from a cassette tape or programmed into EPROMs. If the state table is less than

2K bytes it may be executed from system RAM starting at hexadecimal address D200. The state table can always be executed from external memory starting at address 2800 hex using either ROM or RAM memory.

6.2 MEMORY REQUIREMENTS

The memory map for the sequential controller implementation of this thesis is shown in Table 6.1. All peripherals use memory mapped I/O and must be defined in Table 6.1.

The system monitor is based on Motorola ASSIST09 software [28] and is located at hexadecimal addresses E800 through FFFF. System peripherals are located between E000 and E7FF. System RAM memory, located from D000 through DFFF, contains: the system use RAM; hardware and software stacks; a 2K byte allocation for state table execution; and user and state machine registers. User registers are defined by the state table and are used for implementing counters, flags, timer alarms, and data storage. Table 6.2 shows the state machine register memory map. These RAM locations are required for state machine operation and represent flags, pointers, data input and output buffers, the realtime clock counter, active state numbers, and status line display ASCII characters.

Table 6.1: Memory Map of MC6809 System for Sequential Controller Implementation.

MEMORY ADDRESS	DESCRIPTION	MEMORY BLOCK	
FFFF E000	System Monitor Program ASSIST09 Extended	System ROM	
DFFF DF52	System Use	System RAM	
DF51 DC00	Hardware Stack		
DBFF DA00	User Stack		
D9FF D200	State Table for 2K Byte RAM Execution		
D1FF D100	User Registers Detined by State Table		
DOFF DOOO	State Machine Registers		
CFFF 8000	Unaddressable Due To System Design		
7FFF 3000	State Table 20K Bytes Expansion Area	External Memory	
2FFF 2800	State Table 2K Byte ROM Execution		
27FF 2000	State Machine		
1FFF 1000	Discrete I/O Ports Expandable to 64 I/O bits	PIA's	
0FFF 0000	Other Hardware	PTM	

Table 6.2: State Machine Register Memory Map.

MEMORY ADDRESS	DESCRIPTION
DOFF DOBO	Status Display Line (ASCII Characters)
D0AF D050	Not Allocated For Any Purpose
D04F D040	Active State Registers Contains the Number of Currently Active States
DO3F D03A	Pointers: State Table and Active State
D035 D030	Real Time Clock Counters
D02F D028	Standby Data Output Information
D027 D020	Discrete Data Output Buffer
D01F D018	Data Direction Information
D017 D010	Discrete Data Input Buffer
D00F D004	Address Information
D000 D003	Flags


External memory and peripheral addresses are located at hexadecimal addresses 0000 through 7FFF. The state machine can be programmed into one 2716 EPROM chip, since it requires less than 2K bytes of memory. The state machine is located at addresses 2000 through 27FF; however, it is position independent and can be executed from anywhere in memory. The state table is expandable to 22K bytes when contained in external memory. It must always begin at external memory address 2800. Discrete I/O ports are located from 1000 through 1FFF. Other peripheral chips are located at addresses 0000 through 0FFF.

6.3 HARDWARE REQUIREMENTS

External hardware is required for the discrete I/O interface, external memory, generating the real time clock, and address decoding logic for each of these devices. A block diagram describing external hardware is shown in Figure 6.1.

The discrete I/O interface is implemented using four MC6821 PIAs (Peripheral Interface Adapters). Each PIA contains 16 discrete I/O bits, with each bit programmable as an input or output. Buffers and drivers are connected to the respective inputs and outputs of the PIAs to control peripheral devices. The realtime clock is generated using one timer of an MC6840 PTM (Programmable Timer Module).

Figure 6.1: External Hardware Block Diagram



The timer output is connected to the FIRQ (Fast Interrupt Request) pin of the MC6809 microprocessor. External memory may use either 6116 Static RAM or 2716 EPROM chips which are interchangeable since they have the same pin assignments. Address decoding for each of these devices is accomplished by using a 3 to 8 decoder and several NAND gates and inverters.

Descriptions of each of these peripheral chips can be found in references [27] and [1].

6.4 STATE MACHINE INITIALIZATION SECTION

The initialization section performs all actions required by the state machine prior to executing a control algorithm. The reader is referred to the Appendix A program listing of the state machine initialization section.

The program begins by resetting the external PTM chip. The location of the state table is determined by reading the external address at 2800 hex. The data bus will float high if no device is accessed. Should this location read FF hex, then no memory chip exists containing the state table and the state table is assumed to exist at D200 hex.

Eight algorithm tables are contained in each state table.

Algorithm selection occurs by reading the first byte of the state table. Should this number be a zero then algorithm table selection is performed by prompting the user via the terminal. Should this be a number 1 through 8 then the state table pointer points to the prescribed algorithm table, and the terminal display is disabled.

The real time clock, active state, and user registers are all zeroed, with the first active state register set to state one action list processing. Each state has both an action list and condition list. When the active state is read from an active state register, "bit 0" defines whether it is an action or condition list. This format is described in Figure 6.2. Note that only seven bits remain to describe the state numbers 1 through 127. A state number of zero marks the end of the active state. The input and output data buffers and state table pointers are initialized with information contained in the algorithm table.

The real time clock uses a one millisecond pulse from the external PTM chip to generate a fast interrupt request. The fast interrupt is used to minimize servicing time and to have a higher priority over normal interrupt requests. The interrupt service routine increments a millisecond counter and when it reaches 1000 it then resets the counter to zero

Figure 6.2: Data Formats For The Sequential Controller

ACTIVE STATE REGISTER FORMAT

Bit # 76543210
:::::::
 00000000 = End of Active States Marker
 xxxxxxx1 = Action List Processing
 xxxxxxx0 = Condition List Processing
 xxxxxxxx = State Number (1 - 127)

ACTION LIST FORMAT

Bit # 76543210
:::::::

00rrrrr = Force Off Discrete Output
01rrrrr = Force On Discrete Output
laaaaaaa = Action List Function

rrrrr = Output Bit Number
aaaaaaa = Action List Function
Operation Code

CONDITION LIST FORMAT

Bit # 76543210
:::::::

00uuuuu = Check for Off Discrete Input
0luuuuu = Check for On Discrete Input
lcccccc = Condition List Function

uuuuu = Input Bit Number
cccccc = Condition List Function
Operation Code

and sets a seconds flag. When all initialization is completed the sequencing section is entered.

6.5 STATE MACHINE SEQUENCING SECTION

The state machine sequencing section scans through each of the active states while polling inputs and activating outputs. The reader should refer to Appendix B for the program listing of the sequencing section. The flow chart for the sequencing section is given in Figure 5.2.

It is not possible to use the terminal output routines of the monitor, because hardware interrupts are disabled during execution. This would prevent the real time clock from operating. Therefore characters must be sent to the terminal one at a time during sequencing.

Sequencing begins by writing data contained in the data output buffer to the PIAs, and entering data from the PIAs into the data input buffer. The active state is determined by reading the active state register pointed to by the active state pointer. Should this state number be zero, the active state number pointer is initialized to the first active state register, and the PIAs are again accessed. Otherwise the pointer is simply incremented to the next active state register. Action list processing occurs if "bit 0" of the state number equals one, and

condition list processing occurs if "bit 0" equals zero.

After each state list has been executed, the system ACIA is checked to determine if a character has been sent. If a character has been sent, then the next character of the status line is sent. The seconds flag is then checked to determine if 1000 milliseconds has elapsed, and if this flag is set the real time clock registers are updated. After the real time clock has been updated, the display flag is checked to determine if the entire status line has been sent, and if it has then a new status line is generated. Control is then returned to the address where the active state register is read, and sequencing continues.

6.6 STATE MACHINE ACTION LIST PROCESSING

The action list processing section is called by the sequencing section to operate on state action lists contained in the state table. The program listing of the action list processing section is contained in Appendix C. The action list may include output manipulation and any of the state action list functions described in Table 6.3. The format of action list data is described in Figure 6.2.

Action list processing begins by reading a byte pointed at in the state table. If "bit 7" of this byte equals zero,

Table 6.3: State Action List Functions

MNEMONIC SYMBOL	OP. CODE	DESCRIPTION	
LOADR	A0 hex	Loads a user register with immediate data. Operands (2): [Reg#] [Immediata data]	
MOVER	Al hex	Move data from first user register to second. Operands (2): [Reg#1] [Reg#2]	
INCRG	A2 hex	<pre>Increment data in user register. Operands (1): [Reg#]</pre>	
DECRG	A3 hex	Decrement data in user register. Operands (1): [Reg#]	
ADDIM	A4 hex	Add immediate data to user register. Operands (2): [Reg#] [Immediate data]	
SUBIM	A5 hex	Subtract immediate data to user register. Operands (2): [Reg#] [Immediate data]	
ADDRG	A6 hex	Add two register values together storing sum in first. Operands (2): [Reg#1] [Reg#2]	
SUBRG	A7 hex	Subtract second register from first storing difference in the first register. Operands (2): [Reg#1] [Reg#2]	
TIMES	A8 hex	Set timer alarm. Note the data format and maximum value of operands. Operands (7): [Starting Reg#] [Hours:9000,900;BCD] [Hours:90,9;BCD] [Minutes:59;BCD] [Seconds:59;BCD] [mSeconds:03;HEX] [mSeconds:E7;HEX]	
EXPAC	A9 hex	Expands the number of active states. Operands (Variable): [# of States Expanded] [State #]	
HLTSQ	AA hex	Halt sequencing, outputs to standby, message. Operands (1): [Message #]	
EXTFN	AB	Transfers control to State Table via SWI2.	
ACNOP	AC	No operation.	
ACEND	AD	Marks the End of the action list.	

then a discrete output bit is turned on or off dependent on the value of "bit 6". If "bit 7" equals one, an action list function is called as specified in Table 6.3. After this action list command is executed, control is returned to the beginning of action list processing and the next byte is read from the state table.

Each of the state action list fuctions of Table 6.3, is specified by an operation code which is decoded by the action list processing section. Operands may also be required by functions and they are contained in the bytes of the state table immediately following the operation code of the function. The functions LOADR, MOVER, INCRG. DECRG, ADDIM, SUBIM, ADDRG, and SUBRG are all user register/arithmetic functions. The function TIMES is used to set timer alarms using six consecutive user registers. This function adds the contents of six operands representing the alarm time to the real time clock registers and stores the sum in six consecutive user registers specified by an operand. The function EXPAC is used to expand the number of active states. The number of active states to be expanded and the new active states are contained in the operand list, and each of these new states is entered in the active state registers. HLTSQ terminates sequencing of the state machine, returns outputs to their standby mode, transmits a specified

message to terminal, and returns control of the microcomputer to the system monitor. HLTSQ is used to respond to a fault when detected and it is the only function that will terminate sequencing of the state machine. The fault is identified for the user by the terminal message. When a function is required for an application and not contained in the state machine action list, it may be executed as machine code from the state table by using the EXTFN function. All external functions contained in the state table must end with a "Return From Interrupt" command. ACNOP is a no-operation command, and it is used in the development of a state table to occupy bytes. All state action lists must end with an ACEND The function ACEND changes "bit 0" of the Active State Register to a zero, which causes condition list testing to occur until transition conditions are satisfied. ACEND returns control to the sequencing section.

6.7 STATE MACHINE CONDITION LIST PROCESSING
The condition list processing section is called by the sequencing section to operate on state condition lists contained in the state table. The program listing of the condition list processing section is contained in Appendix D. The condition list may include input checking and any of the state condition list functions described in Table 6.4.

The format of condition list data is described in Figure 6.2.

Condition list processing begins by enabling a pass flag. Then the byte as selected by the pointer for the state table is read. If "bit 7" of this byte equals zero, then a discrete input bit is checked for on or off dependent on the value of "bit 6". If "bit 7" equals one, a condition list function is called as specified in Table 6.4. The pass flag is disabled if either a condition function or the discrete input condition is false. Then the state table pointer is incremented and control is returned to the address where the next byte is read.

The functions CMPGE, CMPGT, CMPEQ, and CMPNE are all register to register comparisons; and CIMGE, CIMGT, CIMEQ, CIMNE, CIMLE, and CIMLT are all register to immediate data comparisons. The operands for these functions specify the register or immediate data to be compared. The function TIMET directly supports the TIMES function of the action list. TIMET tests to see if an alarm condition occurs and disables the pass flag if it has not. A transition may occur if either of two sets of conditions are true. The BLKOR function is used to separate two condition blocks, and if either is true the transition to a new state occurs. The TRANS function marks the end of a condition

Table 6.4: State Condition List Functions

MNEMONIC SYMBOL	OP. CODE	DESCRIPTION	
CMPGE	80 hex	Compares two registers and checks that the first is greater than or equal to the second. Operands (2): [Reg#1] [Reg#2}	
CMPGT	81	Checks for greater than. Operands (2)	
CMPEQ	82	Checks for equal. Operands (2)	
CMPNE	83	Checks for not equal. Operands (2)	
CIMGE	84 hex	Compares a register with immediate data and checks that the register is greater than or equal to the immediate data. Operands (2): [Reg#] [Immediate data]	
CIMGT	85	Checks for greater than. Operands (2)	
CIMEQ	86	Checks for equal. Operands (2)	
CIMNE	87	Checks for not equal. Operands (2)	
CIMLE	88	Checks for less than or equal. Operands (2)	
CIMLT	89	Checks for less than. Operands (2)	
TIMET	8A hex	Checks the consecutive registers for alarm. Operands (1): [First Reg#]	
BLKOR	8B hex	Marks the end of a conditions block which is to be OR'ed with next condition Block	
TRANS	8C hex	Marks the end of a condition block and if true transition occurs to the new state. Operands (1): [New State#]	
CONAC	8D	Checks to see if specified states are active and if true contracts number of active states and transition occurs to new state. Operands (Variable): [Total Active States To Be Contacted] [State#] [New State#]	
CNNOP	8E	No operation.	
CNEND	8F	Marks the End of the condition list.	

block. If all transition conditions are true, the active state number is changed to the number specified in the operand, and action list processing will occur on the next sequencing for this state. CONAC examines the state numbers contained in consecutive active state registers, and if they match the state numbers contained in the operands, the total number of states is contracted and transition occurs to a new state. The CNNOP function results in no-operation and it is used to occupy bytes in a state table. All state condition lists must end with the CNEND command, which returns control to the sequencing section.

6.8 CONSTRUCTING THE STATE TABLE

The state table is constructed and assembled on a development system. Using the assembler pseudo-instructions, the source listing of the state table can be as readable as the state transition table discussed in Section 4.3. The state table constructed in this section is for the semi-automatic drill press example described in Section 2.3. All state table data contained in the figures to follow represent actual state table entries for this example. The reader is urged to compare the constructed state table in the figures to follow with the state transition technique descriptions shown in Table 4.1, Figure 4.1, and Figure 4.2. The source listing of

the state table, for the three station automated drilling system example discussed in Section 4.4, is contained in Appendix E.

The first step in setting up a state table is to declare which discrete I/O ports are allocated to each device.

This is accomplished in the I/O Declaration Block as shown in Figure 6.3, for the example of Section 2.3. The data format described in Figure 6.2 must be followed, therefore 64 must be added to each port number when describing the port in the ON state, so that "bit 6" will be set to one. The pseudo-instruction EQU equates a symbolic label to a number. EQU is also used to equate the operation codes with the mnemonic symbols of the action and condition list functions as shown in Figure 6.4.

The state table data required by the initialization part of the state machine is shown in Figure 6.5, for the example of Section 2.3. Pseudo-instructions used by this section are FDB (Fill Double Byte); ASC (Generate ASCII Characters); HEX (Number is in Hexadecimal); and FCB (Fill Constant Byte). The first byte of the state table is 0 if a terminal display with user prompts is required, or 1 through 8 if the state table is to be selected directly and the terminal display disabled. The next 16 bytes of the state table are the absolute addresses of each

Figure 6.3: State Table Input / Output Declarations For Semi-Automatic Drill Press Example

*		
***** I/O DECLARATI	ON BLOCK (USER DI	EFINABLE) *
*	• –	,
EXTGRP_OFF	EQU	0
EXTGRP_ON	EQU	64
LWRDRL_OFF	EQU	1
LWRDRL_ON	EQU	65
RASDRL_OFF	EQU	2
RASDRL_ON	EQU	66
RTRGRP_OFF	EQU	3
RTRGRP_ON	EQU	67
PCGRP_OFF	EQU	4
PCPRP_ON	EQU	68
DRLDN_OFF	EQU	5
DRLDN_ON	EQU	69
DRLUP_OFF	EQU	6
DRLUP_ON	EQU	70
PCFRE_OFF	EQU	7
PCFRE_ON	EQU	71
START_OFF	EQU	8
START_ON	EQU	72
STOPS_OFF	EQU	9
STOPS_ON	EQU	73

Figure 6.4: State Table Action and Condition List Functions Declarations For Semi-Automatic Drill Press Example **** ACTION LIST FUNCTIONS DECLARATION BLOCK * LOADR EOU A0H EQU MOVER AlH INCRG EOU A2H DECRG EQU A3H ADDIM EQU A4H SUBIM EQU A5H **ADDRG** EQU A6H SUBRG EQU A7H TIMES EQU A8H **EXPAC** EQU A9H HLTSO EOU AAH EXTFN EQU ABH ACNOP EQU ACH ACEND EOU ADH ***** CONDITION LIST FUCTIONS DECLARATION BLOCK * **CMPGE** EQU 80H CMPGT EQU 81H EQU 82H **CMPEO CMPNE** EQU 83H CIMGE EQU 84H CIMGT 85H EQU CIMEO EQU 86H CIMNE EQU 87H CIMLE EQU 88H CIMLT EQU 89H TIMET EQU HA8 BLKOR EQU 8BH TRANS 8CH EQU

EQU

EQU

EQU

CONAC

CNNOP

CNEND

8DH

8EH

8FH

Figure 6.5: State Table Initialization Section For Semi-Automatic Drill Press Example

```
**************
STBEG
                  HEX
                                    0
**** ALGORITHM TABLE STARTING ADDRESSES *
                  FDB
                                    ATI
                  FDB
                                    0
                  FDB
                                    0
                                    0
                  FDB
                  FDB
                                    0
                  FDB
                                    0
                  FDB
                                    0
                  FDB
**** SELECTION MESSAGE *
                 HEX
                                    1A
                        "PLEASE SELECT ONE OF THE FOLLOWING"
                 ASC
                  HEX
                                    0A, 0A, 0D
                  ASC
                              1 = Semi-Automatic Drill Press"
                  HEX
                                    0A,0D
                              2 = None "
                  ASC
                                    0A,0D,04
                 HEX
***** ALGORITHM TABLE # 1 *
ATL
                  HEX
                                    10,00
                                            ;PIA Start Addr.
                  FCB
                                    2
                                            ;Total PIA's Used
                 HEX
                                    F0,00
                                            ;Unit 1 DDR/OR
                 HEX
                                   00,00
                                            ;Unit 2 DDR/OR
                                    4
                  FCB
                                            ;Display Format #
                                            ;Heading Message#;Message Vec. Tab.
                 FCB
                                    0
                 FDB
                                   MESG
                  FDB
                                   EXTF
                                            ; Ext. Func. Addr.
```

algorithm table. Should no algorithm table exist for a number, zero must be entered. A selection message follows which is called when the user is prompted to select a state table. This message may be of any length, and it is terminated with the byte 04 hex. The algorithm table is then entered with the first three bytes representing the starting address of the PIA I/O Interface and the number of 8-bit ports required for the application. next group of bytes contains the data direction and standby output information used to initialize the I/O interface. Following this is a byte representing the single line status display format number as described in Section 6.5. The sequence heading message number is contained in the next byte and the address of the message vector table follows. The address of the external functions routine is the last data to be required of the initialization section of the state machine.

The state table sequencing section is shown in Figure 6.6, for the example of Section 2.3. This section contains information required to implement the control algorithm as described by a state transition table. The state number vector table contains the addresses of all action and condition lists contained in the algorithm table. The symbolic label may be used with the FDB pseudo-instruction as shown. The state action and condition lists are

Figure 6.6: State Table -- Sequencing Section
For Semi-Automatic Drill Press Example

* ****	STATE	NUMBER	VECT	TOR TABLE	*	
****	STATE	FI FI FI FI FI FI	OB OB OB OB OB OB OB OB	FOR TABLE	S1C S1A S2C S2A S3C S3A S4C S4A S5C	
		FI FI			S5A S6C	
		FI			S6A	
* *****	STATE	ACTION	AND	CONDITION	LISTS	*
SlA		FC	СВ		RTRGF	RP_OFF
010		FC			ACENI	
SIC		FC FC			START TRANS	
		FC			STOPS	- ·
		FC			TRANS	5,6
		FC	B		CNEND)
S2A		FC	СВ		EXTGE	RP ON
		FC	B		ACENI	•
S2C		FC			PCGRE	
		FC			TRANS	
		FC FC			STOPS TRANS	
		FC			CNENE	•
S3A		FC FC			EXTGF ACEND	RP_OFF,LWRDRL_ON
S3C		FC			DRLDN	
		FC			TRANS	
		FC			STOPS	
		FC			TRANS	-
		FC	.B		CNEND)

(State Table Continued On Next Page)

Table 6.6: State Table -- Sequencing Section (Continued)

S4A S4C	FCB FCB FCB FCB FCB FCB		LWRDRL_OFF, RASDRL_ON ACEND DRLUP_ON TRANS, 5 STOPS_ON TRANS, 6 CNEND
S5A	FCB		RASDRL_OFF,RTRGRP_ON
S5C	FCB FCB FCB FCB FCB FCB		ACEND PCFRE_ON TRANS,1 STOPS_ON TRANS,6 CNEND
S6A	FCB FCB FCB		RTRGRP_OFF,RASDRL_OFF LWRDRL_OFF,EXTGRP_OFF ACEND
\$6C	FCB FCB FCB		STOPS_OFF TRANS, 1 CNEND
**** *	EXTERNAL FUNCTI	ONS *	
EXTF	RTI		
****	MESSAGE VECTOR	TABLE *	
MESG *	FDB		MESG0
**** *	MESSAGES *		
MESG0	ASC HEX	"To Begin	Drilling Push Start" 0A,0D,04

assembled using the labels defined in the declaration sections to represent I/O ports and action and condition list functions. List function operands may be appended to the function line and separated by commas.

Following the state number action and condition lists is the external functions block. An assembly language program may be contained here which is called by the EXTFN command of the action list processing section. The program must end with a RTI (Return from Interrupt) instruction. A message vector table and message ASCII character data are the last entries of the algorithm table. Each message is terminated by the hexadecimal byte 04.

Up to eight algorithm tables may be included with each state table.

CHAPTER 7

CONCLUSIONS AND RECOMMENDATIONS

The primary objectives of this thesis were to demonstrate the applicability of state transition techniques to sequential control and to design a sequential controller based on the state machine and state table architecture.

7.1 CONCLUSIONS

State transition techniques are far superior to relay ladder logic methods for synthesis and design of sequential State transition techniques describe the control. sequential behavior of the system explicitly, are highly structured, force good record keeping, and can be easily modified and debugged. Partitioning of the control algorithm can be easily accomplished, and fault detection and diagnostics can be easily incorporated in the design. The two graphical methods discussed (the state transition diagram and the Petri net) are well suited for describing the sequential behavior of simple systems, but they become cumbersome for describing the sequential behavior of complex systems. The state transition table is the best method for describing the general case sequential control problem. Global control requirements are easily described by using either Petri net or state transition table

representations.

The sequential controller architecture discussed in this thesis is based on the state machine and state table concept. This architecture has the advantages of compact application code and high speed processing. Only those conditions required for transition to a new system state are polled by the sequential controller.

The sequential controller design of this thesis was implemented on a Motorola 6809 based microcomputer system. The state machine was programmed in assembly language to generate compact machine code with minimal execution time. The state table contains the data describing up to eight applications and is assembled on a development system. The control algorithm for each application is assembled from a state transition table format. Each control algorithm may contain up to 127 states, 64 discrete I/O ports, and 16 simultaneously active states.

The source listing of the state table is very explicit and readable for describing the sequential behavior of the system. Only two hours were required to assemble and debug the state table shown in Appendix E for the three station automated drilling system example. The machine code is very compact and requires minimal processing by the state

machine. Fault diagnostics can be incorporated in the state table by using one active state to monitor possible error conditions. Global control can be implemented in the state table by using multiple active states. The state table may be located in either RAM or ROM.

It is not possible to compare the actual response times of a programmable controller with the sequential controller presented in this thesis, because of the differences in architecture. The programmable controller response time is dependent on the size of the program. All conditions in the program are checked regardless of the current state of the system. For the sequential controller, only those conditions which are required for a transition to occur are checked. The sequential controller response time is also dependent on the system clock frequency which will vary for other microprocessor systems. For a large sequential control algorithm, the sequential controller is expected to be several hundred times faster than currently available programmable controllers [29].

7.2 RECOMMENDATIONS FOR FUTURE WORK

This thesis represents the first step in developing improved methods for implementing sequential control.

Described in this section are recommendations for future research work.

Should a sequential controller need more than the 127 available states it is suggested that the same architecture be implemented on a 16-bit microprocessor. Using the same concepts described in this thesis, the 16-bit machine could implement up to 32,767 states, and have 16,384 discrete I/O ports.

The sequential controller architecture could also be implemented on a bit-slice bipolar microprocessor. This technology has the advantage of high speed processing with clock frequencies typically ten times faster than MOS microprocessor technology. The state machine should be programmed using micro-instructions, and condition and action list functions should be programmed using macro-instructions.

The sequential controller implementation described in this thesis requires a development system to construct and assemble the state table. This implementation could be directly applied to products, but to be a direct replacement for the programmable controller, a state table assembler must be developed which can be implemented directly on the microcomputer system. The state table assembler should be user interactive, and a CRT controller chip should be interfaced to provide better graphical

capabilities for both the development and monitoring of control algorithms. It is suggested that the state table assembler be implemented using Pascal to minimize development time over an assembly language implementation.

Distributed control through multi-processing is of great interest for implementing large control algorithms, to reduce hardware costs and increase throughput. State machine interaction and communication paths are the primary concerns of distributed control. Additional controller functions and data highway bus hardware will be required to implement a multi-processing system.

Appendix A Program Listing Initialization Section

.8808.

	CDADIATE TURBIC	
	10000	
_	State Machine	
	Initialization Sect	ection
_	•	
_	AUTHOR: Robert M. L.	aurie
_	DATE: February 9, 1	986
****	*****	. 好好的特殊的情况的话 化邻苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯苯

2000H - 27FFH * **** STATE MACHINE: MEMORY ALLOCATION

***** STATE TABLE: MEMORY ALLOCATION 2800H - SFFFH * * This area is used when state table is stored in ROM.

***** RAM STORAGE LOCATIONS D000H - DFFFH *

DF50 - DFFF: Reserved for System Use.

DC00 - DF51: Reserved for Hardware Stack.

DA00 - DBFF: Reserved for User Stack.

D200 - D9FF: STATE TABLE (Located Here to Allow for Downloading). Eou FLGPRT

Print enable flag.	;Seconds flag.	; Conditional pass flag.	Display flag.	Display format number	Current display address	Message address look up table	PIA starting address.	Number of 8-bit PIA units required.	;Data input buffer.	Data direction information	Data output buffer	;Standby data output information.		;Hour timer high byte (BCD).
H00	I 5	02H	HE0	H_0	08H	OAH	OCH	0EH	0D010H	0D018H	0D020H	0D028H	H0E0Q0	30H
בים בים	EGO	EGU	EQU	EQU	EGU	EQU	EGU	EGU	EQU	EQU	EGU	EQU	EQU	EOU
- L	116366	FLGPAS	FLGDIS	FORNU	DISAD	MESAD	PIAAD	PIANU	DATIN	DATDDR	DATOUT	SDATOUT	STIME	TIMERHH

Minute timer (BCD). Second timer (BCD). Second timer (BCD). State table pointer base address. Active state register bointer. Start of active state registers. End of active state registers. End of display buffer (ASCII). Start of user registers. End of user registers. Input character from terminal. Output character from terminal. Send new line and string to terminal. Send new line and string to terminal. Send new line and string to terminal. Send string to terminal. Send new line and string to terminal. Send string to terminal. Send new line and string to terminal. Send vector Number.	31H 32H 33H 34H 36H 36H 0004FH 0004FH 0007FH 00100H 00200H 002800H 1 10 10 10	E COU	TIMERHL TIMERA TIMERAS TIMERAS ACTBAS ACTBAS ACTBAS ACTBAS SACT EACT SDIS EDIS SREG EREG USTKFNT STROM STROM STROM STROM OUTCH PDATA! PDATA! PDATA! PDATA! FIRQX SUIZX
	CATIONS *	* ***** PERIPHERAL MEMORY LOCATIONS	** PERIPHE
Vector	်ထ	Eau	Š
Vector	10	EQU	×o
Jumer Breakpoint.	0 7	EGO	- ; a. (
Contor Sept.		200	30 10
•		109	1156
60	œ	EQU	ITR
	M	EQU	TA
	NJ I	E G C	T A 1
Complete Characters to terminal.	- (2 2	- ·
Output character to terminal	•	EOU	x
;Input character from terminal.	0	EQU	<u></u>
address of state table located in	H00820	EQU	£
address of state table located in	0D200H	EQU	E.C
of user	9 DC00H	Eau	FNT
iend of user registers.	H-1100	EGO	•
Start of user registers.	0D100H	EQU	(9.
tend of display buffer (Abcil).	11.000	2	0
John of Graphs of the court of	H0000	ָּבָּ בַּבְּי	•
Start of display buffer (ASCII).	HOBOGO	Fou	•
;End of active state registers.	0D04FH	EQU	_
;Start of active state registers.	0D040H	EQU	
	ж	Eau	- X
.Active state register base address.	3CH	EGO	345
		2 2 2	2
State table pointer base address.	ЗАН	EQU	345
đ	34H	Eau	ERmS
;Second timer (BCD).	33H	EQU	SES
Minute timer (BCD).	3 2H	EQU	E
	31H	EGU	RHL

	EXT GLB GLB GLB	SEQUENCER FLGPRT, FLGSEC FORNU, MESAD, STIME, TIMERMS, ACTPNT, ACTBAS	SEQUENCER ;Starting address of sequencer section. FLGPRT, FLGSEC, FLGPAS, FLGDIS FORNU, MESAD, DISAD, PIANU STIME,TIMERMS,TIMERM,TIMERHL,TIMERHH ACTPNT, ACTBAS, STEBAS, SACT, EACT
	6LB 6LB	DATIN, DATOUT, SDATOUT, SDIS, EREG	
	GLB GLB	PDATA, PDATA1, MONITR, ACIACR, ACIASR, ACIATD	MONITR, BRKPT , ACIATD
*********	法律 化二甲基苯甲基甲基苯甲基甲基甲基甲基甲基苯甲基甲基甲基甲甲甲甲甲甲甲甲甲甲甲甲甲	**************************************	* * * * * * * * * * * * * * * * * * *
	PROG		
**************************************		**************************************	* * *
* * * * D-13	- TIMER CHIP RESET	*	
START	LDA	#01H	
	STA)PTMCR2	;Access control register 1.
	STA	2PTMCR1	;Reset PTM.
4	STA	SPTMCR1	;Enable PTM.
***** INITIAL	TIALIZATION *		
•	LDA	#000#	
	TFR	A, DP	;Initialize base page register.
	LDA	STROM	
	CMPA	#0FFH	; Is state table located in ROM?
	BEG	BINII	
	LDY BRA	#STROM	;YES, load ST pointer with ROM starting address.
BINI	LDY	#STRAM	;Load ST pointer with starting address for RAM.
BINIS	LDA	>-	Get table access number.
	STA	(FLGPRT BREC3	;Initialize Print Flag, and is output enabled?;NO, output disabled.

***** SEND INI	SEND INITIAL MESSAGE TO	TO TERMINAL *	
	LEAX	11H, Y	;YES, point to start of fire up message.
	FCB	PDATA	; Call output routine.
* **** RECEIVE	CHARACTER FROM	OM TERMINAL AND DECODE	CODE *
	su I FCB	INCHP	;Receive character from terminal.
	CMPA BEQ.	# " " BREC3	;Is character = 1? ;YES, algorithm table 1 selected.
1	CMPA BEQ	#"2" BREC3	;NO, is character = 2? ;YES, algorithm table 2 selected.
	CMPA BEQ	# 3. BREC3	;NO, is character = 3? ;YES, algorithm table 3 selected.
	CMPA BEQ	# "4" BREC3	;NO, is character = 4? ;YES, algorithm table 4 selected.
	CMPA BEQ	# 5" BREC3	;NO, is character = 5? ;YES, algorithm table 5 selected.
	CMPA Beq	#"6" BREC3	;NO, is character = 6? ;YES, algorithm table 6 selected.
	CMPA Beq	#"7" BREC3	;NO, is character = 7? ;YES, algorithm table 7 selected.
	CMPA BEQ	#"8" BREC3	;NO, is character ≈ 8 ?;;YES, algorithm table 8 selected.
	LEAX	ABORT1, PCR	;NO, point to ABORT1 message.
BREC1	CER LEAX	PDATA Abort2,Pcr	;Transmit ABORT1 message. ;Point to ABORT2 message.
((130F 83:0	PDATA	;Transmit ABORT2 message.
おれたした	F CB	MONITR	;Return to monitor.

BREC3	ANDA	#0FH	Decode from ASCII.
4	DECA		Generate offset.
***** ACCESS	***** ACCESS SELECTED ALGORITHM TABLE	TABLE *	
•	LDY	۶. ۲	Point to the algorithm table selected. Is alcorithm table denerated?
	BNE	BACTI	YES.
	TST	(FLGPRT	NO, is print flag disabled?
	BNE	BRECZ	YES.
	LEAX	ABORT3, PCR	(NO, point to ABORI3 message.
	Ins		
	FCB	PDATA BREC1	Transmit ABORT3 message.
•			
***** TIMER AND	ND REGISTER INITIALIZATION	IZATION *	
BACTI	LDX	#STIME	Point to starting address for initialization.
BACTE	CLR	+×	Clear pointed to address.
	CMPX	#EREG	Has end address been cleared?
	BLE	BACT2	NO.
	LDA	#03H	YES.
•	STA	SACT	Set first active step to step 1 action.
***** PIA INITIALIZATION	TIALIZATION *		
BP1A1	LDX	X++	Get PIA starting address.
	LDU	#DATOUT	Point to data output buffer.
	LDA	, +	Get total number of bytes of I/O required.
	STX	(PIAAD	address.
	STA	<pianu< td=""><td>;Store total number of bytes of I/O.</td></pianu<>	;Store total number of bytes of I/O.
BPIA2	CLRB		
		×'	;Access PIA data direction register.
		*	•
		×	Load PIA data direction register.
		n'8-	Store data direction information.
		44	
		× ;	;Access PIA output register.
		+ -	
		++ ×	Load PIA output register.
		٠. ت	Store standby output configuration.
	n (+	Load data output buffer.
	DECA		Have all PIA's been initialized?

* **** PRINT	BNE ***** PRINT HEADING ON TERMINAL	BPIA2 Terminal #	. ON .
•			
	LDA	**	:YES, get display format number
	STA	< FORNU	Store display forest nimber
	LDA	* *	Get heading general migher
	LDX	> -	
	STX	(MESAD	
	ASLA		
	LDX	×, ∢	Point to first character of message.
	TST	(FLGPRT	In Drive the Charles of the Charles
	BNE	BVAR	
•	Ins		
	FCB	PDATA1	;YES, transmit heading.
	LEAX	MESG1, PCR	SALES CONTRACTOR CONTR
	SWI		
	FCB	PDATA1	;Transmit message.
**** READY	FOR SEQUENCING?	ING? *	
BREDI	SWI		
	FCB	INCHP	
	CMPA	# S: #	The contract of the contract o
ند ند	BNE	BREDI)
**** VARIABLE	3LE INITIALIZATION	CATION *	
3VAR1	LDU	#USTKPNT	;YES, initialize user stack pointer.
	רסא	#SACT	
	LEAX	×,1-	
	STX	(ACTBAS	;} base address.
	רמא	≻ .	
	LDA	#SMI2X	
	Ims		External functions collection
	FCB	VCTRSW	STAC OF DATES AND TAKE OF CO.
	STY	(STTBAS	Store algorithm table base address.
	LEAX	FIRGISR, PCR	1.1

	LDA	#FIRGX	
	SwI		When
	FCB	VCTRSW	interrupt service routine.
	LDA	#01H	
	STA	(FLGDIS	;Disable display flag.
	LDX	#SDIS	
	STX	(DISAD	;Point to start of display buffer.
	LDA	#03H	
	STA) ACIACR	;Reset ACIA.
	LDA	#49H	
	STA	ACIACR	;Initialize ACIA.
	LDA	#0DH	
	STA	ACIATD	;Transmit Carriage Return.
* ***** REAL TIME	CLOCK CONFIGURATION *	• NOIL	
	LDA	#86H	•
	STA	>PTMCR2	
	LDD	#181FH	Configure Timer #2 of
	STD	>PTMLT2	
	CLR	<flgsec< td=""><td>0.5</td></flgsec<>	0.5
	ANDCC	H00#	;Enable interrupts.
	LBRA	SEQUENCER	;Begin sequencing.
			,
* INTERRUPT	SERVICE ROUTINE	**************************************	**
***************************************	** 持泛动脉络检查检验检验检验检验检验	经供待的比较级的 计分离电路 医乳状性 医乳球性 医乳球性 医乳球性 医乳球性 医乳球性 化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	*
*		routine increments the milliseconds count	liseconds count of the
*		with each interr	time clock with each interrupt on the FIRG input.
*	When the counter	r resets to zero	the counter resets to zero the seconds flag is enabled.
FIRGISR	PSHS	a	Push used register.
	700	(TIMERmS	Get mSecond counter.
	ADDD		; Increment counter.
	CMPD	41000	:Is counter = 1000?
	BLT	BFRQ1	. ON .

YES, increment seconds flag. Reset counter. Store counter. Pull used register. Return.		· 8 ONLY"	THE MONITOR"	"NO ALCORITHM TABLE HAS BEEN GENERATED FOR THIS NUMBER" 04	: ENTER [S]"
(FLGSEC ;YE #0 ;Re (TIMER#S ;St D ;Pu	######################################	"YOU MUST CHOOSE 1 - 8 ONLY" 04	"YOU ARE RETURNED TO THE MONITOR" 04	"NO ALGORITHM TABLE 04	"TO BEGIN SEQUENCIN 04
INC LDD STD STD PULS	**************************************	ASC	ASC	ASC	ASC
BFRQ	* * * * * * * * * * * * * * * * * * * *	ABORTI	ABORTZ	ABORT3	MESG1

Appendix B Program Listing Sequencing Section

***	化多种溶液 医多种 医多种性 医多种性 医多种性 医多种性 医多种性 医多种性 医多种 医多种 医多种 医多种 医多种		
*	GRADUATE THESIS		•
•	State Machine		•
*	Sequencer Section		*
			*
*	E.	Laurie	*
•		1986	*
*	化多氯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基		外 似他们
* * * *	**** EXTERNAL / GLOBAL LABELS	18ELS *	
•	,		
	e L	SEGUENCER	
	EXT	ACTPROC	;Action List Processing.
	EXT	CONPROC	; Conditional List Processing.
	EXT	FLGPRT, FLGS	FLGPRT, FLGSEC, FLGPAS, FLGDIS
	EXT	FORNU, MESAL	FORNU, MESAD, DISAD, PIAND
	EXT	STIME, TIMER	STIME, TIMERAS, TIMERS, TIMERM, TIMERHL, TIMERHH
	EXT	ACTPNT, ACTE	ACTPNT, ACTBAS, STTBAS, SACT, EACT
	EXT	DATIN, DATOL	DATIN, DATOUT, SDATOUT, DATEDR
	EXT	SDIS, EDIS, SREG, EREG	
	EXT	PDATA, PDATA1, MONITR,	41, MONITR, BRKPT
	EXT	ACIACR, ACIA	ACIASR, ACIATD

*	SEQUENCER SECTION	_	•
****	***************************************	********	***
	PROG		
***	* ***** SEND QUTPUT DATA TO PIA'S	PIA'S #	
•			
SEQUENCER		(PIAAD	
	LDA	(PIANU	;}} Load registers for PIA write data.
	LDY	#DATOUT	C
BSND1	LDB	+	:Get data from DATOUT buffer.
	STB	++X	;Load data into PIA.
	DECA		:Have all PIA's been loaded?
	BNE	BSND1	; NO.

.6089.

*
***** RECEIVE INPUT DATA FROM PIA *
*

•	LDX LDA LDY	<pre></pre>	;)) YES, load registers for PIA read data. ;)
BRCV	LDB STB	+ + + + + + + + + + + + + + + + + + +	;Get data from PIA. ;Store data in DATIN buffer.
,	DECA	BRCV1	NO, read the next.
	***** POINT TO THE ACTIVE STATE	•	
	CLR	KACTPNT	; YES, reset active step pointer to zero.
BPNT	INC	CACTPNT	;Increment pointer for next active step. :Get pointer.
	רנטא	(ACTBAS	Get pointer base address.
	LDB	×,«	Get the active step number.
	CMPB	100	;Is step number ≈ 0?
	BEQ	SEQUENCER	; YES.
**	***** BRANCH FOR ACTION LIST OR CONDITIONAL LIST PROCESSING	CONDITIONAL L	IST PROCESSING *
• •	DORGNOD POR DORGETOR		

ACTPROC and CONPROC Passed Out Register Variables: X=Address of Active State List

	<u>,</u>	5										
<u> </u>))	;)) NO, point to algorithm table time	;) given state number	<u>.</u>	; Is state list an action list?	. NO.	;YES, perform action list processing.		perform conditional list processing.			is display riag enabled:
			(STTBAS	בa	#05#	BACE 1	ACTPROC	BCHR1	CONPROC			(FLGDIS BTIM1
CLRA	ASLB	ROLA	רפא	rbx	BITB	BEG	LBSR	BRA	LBSR		**** CHARACTER OUTPUT *	TST BNE
									BACE1	•) *****	BCHR1

ASR ; YES. ; Has character been sent? ii ;NO.	AD ;YES, get current display address.;Get next ASCII character.;Transmit character to display.;Was character a carriage return?:NO.	iDIS ;YES, disable display flag. ;Point to start of display buffer. ;Save, display address.	Seconds flag enabled? 1 NO.	IERS ;YES, clear seconds timer. ;) ;) Increment minutes timer. ;) HERM ;) ;} 4 ; Is minutes timer = 60? ;NO.	(TIMERHH ;) A,B ;) #1 ;) #1 ;) #1 ;) #0 ;) (TIMERHH ;)
LDA YACIASR ANDA #02H BEQ BIIM1	LDX <disad #0dh="" bchr2<="" bne="" cmpa="" data="" paciatd="" sta="" td="" x+=""><td>INC (FLGDIS LDX #SDIS STX (DISAD TIME UPDATE *</td><td>15T (FLGSEC BEQ BPN11 LDA (TIMERS DAA STA (TIMERS CMPA #60H</td><td>CLR</td><td>CLR (TIMERH LDD (TIMERH EXG A,B ADDA #1 DAA EXG A,B ADCA #0 DAA (TIMERH</td></disad>	INC (FLGDIS LDX #SDIS STX (DISAD TIME UPDATE *	15T (FLGSEC BEQ BPN11 LDA (TIMERS DAA STA (TIMERS CMPA #60H	CLR	CLR (TIMERH LDD (TIMERH EXG A,B ADDA #1 DAA EXG A,B ADCA #0 DAA (TIMERH
		CHR2 **** ELAPSED	 Ε Ι - Μ		

* ***** STATUS DISPLAY LINE UPDATE * *

<pre>;is print flag enabled? ;NO. ;YES, is display flag enabled? ;YES.</pre>	;NO, enable display flag. ;Point to start of display buffer.	<pre>;Get format number for display. ;; ;; ;; ;; ;; Branch to desired format routine. ;; ;; ;;</pre>	;Disable display.	;Display elapsed time.	;) ;) Display two spaces. ;)		 Display 16 active states. Display	;) ;Done.
(FLGPRT BPNT1 (FLGDIS BPNT1	<flgdis <disad< td=""><td>(FORNU #1 BFOR1 #5 BFOR2 #3</td><td>(FLGDIS BPNT1</td><td>TIME</td><td>: : + + : * ×</td><td># X # X X X X X X X X X X X X X X X X X</td><td>CRYDIS BCDDIS #EACT BF101 # 0DH</td><td>X 88</td></disad<></flgdis 	(FORNU #1 BFOR1 #5 BFOR2 #3	(FLGDIS BPNT1	TIME	: : + + : * ×	# X # X X X X X X X X X X X X X X X X X	CRYDIS BCDDIS #EACT BF101 # 0DH	X 88
TST LBNE TST LBEQ	CLR LDX	CMPA BEODA CMPA CMPA BEODA BEODA	INC LBRA	LBSR	LDA STA STA	LDY LDB LDA STA LBSR	LBSR CMPY BLE LDA	STA LBRA
				BFOR		BF101		

;Display elapsed time.	;) ;) Display three spaces. ;)	;) ;) ;) j) Display status of 64 1/0 points. ;) ;) ;) ;)	<pre>;Done. ;Display elapsed time. ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;; ;;</pre>	;) ;) Display status of 32 I/O points. ;) ;))))))))) Display 8 active states.))
TIME	* ****	#DATIN Y+ BITDIS #DATIN+8 BF201 #ODH	nga r # X X X	#DATIN Y+ BITDIS #DATIN+4 BF301	#SACT Y+ Y+ X+ K+ HEXBCD CRYDIS BCDDIS #SACT+7
LBSR	LDA STA STA STA	LDY LBSR CMPY BNE STA	LBRA LBSR LDA STA STA STA	LDA LDA LBSR CMPY BNE	LDY LDB STA LBSR LBSR CMPY
BFOR2		BF20;	BFOR3	BF301	BF302

	; Done .			TIME is used to convert the hours, minutes, and seconds into ASCII codestored at consecutive memory locations pointed to by register ${\sf X}.$			Convert to ASCII characters for display.	Get low byte nours counter. Compart to April character for dingle	ASCII character.	Insert in status line.	Get minutes counter.	Convert to ASCII characters for display.	Generate ASCII character.	Insert in status line.	Get seconds counter.	Convert to ASCII characters for display.		and 127 to BCD.		Clear counter.		bit 1 = 1?		-	;Is bit 2 = 1?	•	S. add to to constan
C: H00#	BPNT1 ; Do	· · · · · · · · · · · · · · · · · · ·		is used to convert the hours, d at consecutive memory locati	inter; A=Altered	·`	BCDDIS	•	• ••		IMERM		#::#	•	., S	BCDD18 ; Co		the state between	A=BCD Returned	,010			BHEX1 ;NO	; YE		BHEXE ; NO.	#02H :YES.
LDA	LBRA	在实现的现在分词,我们可以是一个人,我们可以是一个人,我们可以是一个人,我们可以可以是一个人,我们可以可以的,我们可以可以是一个人,我们可以可以是一个人,我们可以可以是一个人,我们可以是一个人,我们是这个人,我们是这个人,我们是一个人,我们会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会会		TIME is used to stored at consecu	X=Incremented Pointer;			מיני	-				LDA			BSR RTS		HEXBCD converts 1		CLRA	LSRB			INCA	~		ADDA
		100 T S	* 3511 ****	* * * *		TIME											**** HEXBCD *		* (HEXBCD					BHEX1		

BHEX2	LSRB		JB bit 3 m 1?
	BCC	BHEX3	; NO .
	ADDA	#04H	;YES, add 4 to counter.
BHEX3	LSRB		:Is bit 4 = 1?
	BCC	BHEX4	
	ADDA	#08H	;YES, add 8 to counter.
	DAA		
BHEX4	LSRB		;Is bit 5 = 1?
•	BCC	10	.NO.
	ADDA	#16H	;YES, add 16 to counter.
	DAA		
BHEXS	LSRB		115 bit 6 m 12
	BCC	BHEX6	1
	ADDA	#32H	;YES, add 32 to counter.
	DAA		
BHEX6	LSKB		=) 11G
	SUB	_	1
	ADDA	#04H	TES, add 64 to Counter.
!	DAA		
BHEX7	RTS		
***** BIIDIS *			
*			
* 1	BITDIS stores th	stores the binary bits of	a byte in the display buffer.
•		•	
* *	X=Pointer; B=Byte	/1 e	
BITDIS	PSHU	æ	
	LDB	89#	;Set counter.
BBITI	LSRA		;Get bit value.
	BSR	CRYDIS	;Send ASCII character for bit to display.
	DECB		Have all bits been processed?
	BNE	BBIT1	. NO .
	PULU RTS	~	;YES.
**** CRYDIS *			
* *	CRYDIS converts	the value of the	converts the value of the carry to ASCII code, and stores it in X+.
• •	X=POINTER	TER	
•			
CRYDIS	PSHU		JS carry flag set?
	TDB	#: # : # : # : # : # : # : # : # : # :	NO. Senerate ASCII 1.
		-	

```
BCDDIS is used to convert a two digit BCD number stored in register A into a two digit ASCII code stored an two consecutive memory locations pointed at by X. Register X is incremented by two after this subroutine. A=BCD NUMBER
                                                                                                                                                                                                             Generate ASCII character.
Insert in status line.
Get BCD number.
                                                                                                                                                                                                                                              Mask out ones digit.
Generate ASCII character.
Insert in status line.
                                                                                                                                                                           ;)) Mask out tens digit.
                         Generate ASCII 0 Jinsert in status line.
    Insert in status line.
                                                                                                                                                      Save BCD number.
 X+
BCRY2
**0"
X+
                                                                                                                                                                                                           *30H
X + A
A A
# 0FH
X + X +
STB
BRA
LDB
STB
PULU
RTS
                                                                                                                                               PSHU
LSRA
LSRA
LSRA
ORA
STA
ANDA
ORA
STA
                                                                           ***** BCDDIS *
                                                                                                                                               BCDDIS
                    BCRY1
                                          BCRYZ
```

Appendix C Program Listing Action List Processing

EXAUDA F INFOLD	
tate Machine	
Action Table Processor	PESOT
AUTHOR: Robert M.	Laurie
DATE: February 9,	1986

• ***** EXTERNAL / GLOBAL LABELS * *

GLB

ACTPROC

FLGPRT, FLGSEC, FLGPAS, FLGDIS	FORNU, MESAD, DISAD, PIAAD, PIANU	STIME, TIMERAS, TIMERS, TIMERM, TIMERHL, TIMERHH	ACTPNI, ACTBAS, SITBAS, SACT, EACT	DATIN, DATOUT, SDATOUT, DATDDR	SDIS, EDIS, SREG, EREG	PDATA, PDATA1, MONITR, BRKPT	ACIACR, ACIASR, ACIATD		••	OA1H ; Move data from first register to s	0A2H ;Increment register.
EXT	EXT	EXT	EXT	EXT	EXT	EXT	EXT	**** ACTION FUNCTIONS *	EQU	EQU	EQU
								**** ACTIO	LOADR	MOVER	INCRG

	;Load register with immediate data.	;Move data from first register to second.	;Increment register.	;Decrement register.	,Add immediate data to register.	;Subtract immediate data from register.	;Add two registers placing result in first.	;Subtract registers placing result in first.	;Set timer alarm.	; Expand active states.	;Sequencing is halted, outputs to standby mode	;External function.	;No operation.	;End of active state block.
	0 A 0 H	0A1H	OAZH	0 A 3 H	0A4H	0 A SH	OAGH	0A7H	0 А В Н	0 A 9H	OAAH	0 A B H	OACH	0 A D H
	EGU	EQU	EGU	EQU	EGU	EQU	EGU	Eau	Eau	EQU	EQU	EQU	EOU	EQU
*	LOADR	MOVER	INCRG	DECRG	ADDIM	SUBIM	ADDRG	SUBRG	TIMES	EXPAC	HLTSO	EXTFN	ACNOP	ACEND

1	ľ		3	
	ţ			
ı	ĺ	١	į	
٠	ı	٠	٠	

ACTION TABLE	TABLE PROCESSOR	* ACTION TABLE PROCESSOR ACTPROC ************************************	***
Passed In	in Register Variables: X	riables: X = Address	ess of Active State List
ACTPROC	LDA	+ 0 × ±	; Get action list entry.
	BNE	3FNA1	5 -
* ***** DISCRETE	TE OUTPUT ALTERED	RED *	
	TFR	A, B	. ON :
	ANDB	#38H	;Mask out PIA #.
	LSRB		
	LSRB		
	PSHU	ങ	;Save PIA #.
	TFR	8,4	
	ANDB	#04#	;Mask out bit #.
	ROLA BOLA		ימט דפה שופלו.
	LDA	# TLUE #	5
	BCC	B0UT1	; NO .
	COMA		6 4 3
BOUTI	ROLA		. Truck.
	BEG	BOUTE	
	DECB BRA	BOUT1	
C 100	=======================================	α	
4	LDY	#DATOUT	
	BCS	80013	
	ORA	≻ ′8	;Turn output bit off.
	STA	B, Y ACTPROC	
BOUT3	ANDA	₽, ₹	; Turn output bit on.
	STA	B, Y	
	BKA	2081.78	

	or c	~ 0			•	· n		•	-		-	-	(b)			•••					<i>-</i>	~	-	_						ediate data.	[Immediate data]		;Get register #.	Beed		;Store value.
	#LOADR	BLOAD	BMOVER		サンスには	BINCRG	#DECRG	BUECRG	#ADDIM	BADDIM	#SUBIM	BSUBIN	#ADDRG	BADDRG	#SUBRG	BSUBRG	#TIMES	BTIMES	#EXPAC	BEXPAC	#HLTSG	BHLTSQ	#EXTEN	BEXTFN	#ACNOP	BACNOP	#ACEND	BACEND		er with immediate): [Reg#]		*	×	#SREG	A,Y ACTPROC
DECODER *	CMPA	A DE	LBEG	3	なして	LBEG	CMPA	LBEQ	CMPA	LBEG	CMPA	LBEQ	CMPA	LBEQ	CMPA	LBEQ	CMPA	LBEG	CMPA	LBEQ	CMPA	LBEQ	CMPA	LBEQ	CMPA	LBEO	ATM.	LBEG		Load register	Operands (2)		LDA	LDB	רםל	STB LBRA
* ***** FUNCTION *		BFNA1																											***** LOADR .		* *	*	BLOADR			

•			
**** MOVER *			
	Moves data from	Moves data from first register to second register.	second register.
* 1			
	operation (C).	radayı radayı	
BMOVER	LDA	*	Get first register #.
	LDB		Get second register #.
	LDY	#SREG	
	LDA		Transfer data from first to second.
	STA)	
*	LBKA	ACTPROC	
***** INCRG *			
* *	Increment register.	iter.	
* ,	Operands (1):	[Reg#]	
*			
BINCRG	LDA		Get register #.
	LDY	9	
	INC		Increment value in register.
•	LBRA	ACTPROC	
***** DECRG *			
•	Decrement register.	iter.	
•			
	Operands (1):	[Reg#]	
なひたてなら	. רטא		Jeet register #.
	רט. ניי		•
	LBRA	ACTPROC	juecrement value in register.
•			
**** ADDIM *			
. 44	Add immediate d	data to a register.	
	Operands (2):	[Reg#] [Immediate data]	data]
***************************************	<u> </u>		
aduu.	רטא ו חץ	X+ MCBFC	idet register #.
	108	A. Y	

	ADDB STB LBRA	X+. A,Y ACTPROC	;Add data to register value.
* WIENS ****			
	Subtract immed	Subtract immediate data from a register.	register.
	Operands (2):	[Reg#] [Immediate data]	e datal
вѕивім	LDA LDY	+× + SREG	; Get register #.
	SUBB STB LBRA	X,+ A,+ ACTPROC	;Subtract data from register value.
* ***** ADDRG *		٠	
₩ ₩ 4	Add two registe	er values together	Add two register values together storing sum in first.
• • •	Operands (2):	[Reg#] [Reg#]	
*			
BADDRG	LDA LDY 157	+ + × × + + (<pre>;Get first register #. ;Get second register #.</pre>
) · (m)	
	ADDB STB	≻ ≻ '« «	;Add register values together. ;Store sum in first register.
•	LBRA	ACTPROC	
**** SUBRG *			
	Subtract first	register value f	Subtract first register value from second placing difference in the first.
	Operands (2):	[Reg#] [Reg#]	
BSUBRG	LDA LDY LDY	# × × + + + & × × E & × + + & × E &	<pre>;Get first register #.</pre> ;Get second register #.
	NECB		
	ADDB	≻ ,	;Subtract first value from second. :Store difference in the second.
	LBRA	ACTPROC	

•
တ
발
=
⊢
*
*

	Set timer alarm. Maximum operand	Set timer alarm. Note the data form of Maximum operand values contained in ().	form of operands. in ().
	Operands (7):	<pre>(Reg#) [Hours:thousand [Mours:tens,one [Minutes:tens,o [Seconds:tens,o [mSeconds:high [mSeconds:high</pre>	<pre>CHours:thousands,hundreds;BCD1 (99) [Hours:tens,ones;BCD1 (99) [Minutes:tens,ones;BCD1 (59) [Seconds:tens,ones;BCD1 (59) [mSeconds:high byte:HEX1 (01) [mSeconds: low byte; HEX1 (ET)</pre>
* BTIMES	LDA LDY LEAY	X+ #SREG A, Y	; Get register number. ; Point to register.
	ADDD CMPD CMPD BLO SUBD STD COMA	(TIMERms 4,X 41000 #1000 #1000 4,Y BTIM2	
втімі	STD CLRA	۲,4	;Store alarm ;Clear carry.
втімг	LDA ADCA DAA CMPA BLO SUBA STA COMA	<pre><timers #60h="" 3,x="" 3,y="" btim3="" btim4<="" pre=""></timers></pre>	Get seconds time. Add to get alarm time. Convert to BCD. Value to high? NO. YES, Reduce by 1 minute. Store alarm.
BTIM3	STA CLRA LDA ADCA DAA	3,Y <timerm 2,X</timerm 	Store alarm. ;Clear carry. ;Get minutes time. ;Add to get alarm. ;Convert to BCD.

; Value to high? ; NO. ; YES, Reduce by 1 hour. ; Store alarm. ; Set carry.	;Store alarm. ;Clear carry.	RHL ;Get hours time (low byte). ;Add to get alarm. ;Convert to BCD. ;Store alarm. ;Get hours time (high byte). ;Convert to BCD. ;Store alarm.).I boctive state given as ope imber.	[State#]	; Determine end of active states.
#60H BTIMS #60H 2,7 2,7	₽, ₹	(TIMERHL 1,X 1,Y (TIMERHH X	LEAX LBRA ACTPROC Expands the number of activ The state numbers are given list for each state number.	CACTBAS CACTBAS CACTPNT A, Y	A,Y BEXP1 X+ B,X,Y
CMPA BLO SUBA STA COMA BRA	STA	LDA ADCA STAA LDA LDA STA	LEAX LBRA LBRA Expands The sta	LDY LDA LEAY	CLRA INCA TST BNE LDB
	BTIMS	В 11 м6	* * * * * * * * * * * * * * * * * * *	** BEXPAC	BEXP1

BEXP2	DECA	BEXP3	
	LD8 STB	≻ ×	;Transfer data in active state registers.
	BRA	BEXP2	
BEXP3	PULU LEAY	B, X, Y	
BEXP4	LDA	* *	
	ASLA	3	;Load active state registers with new action states.
	STA		
	DECB BNE	BEXP4	
•	LBRA	ACTPROC	
***** HLTS0 *			
• •	Sequencing is h	alted, outputs an	Sequencing is halted, outputs are returned to the standby
* *		is sent to the	a message is sent to the terminal, and control is
*			
BHLTSQ	LDA	*	ነናው ተመተያከልዕው ተ
	TST	(FLGPRT	nt flag e
	BNE	BHLT2	NO.
	rox 	(MESAD	;YES.
	ASEA		
BHL11	LDA LDA	A,X >ACIASR	; Get message starting address.
	ANDA	#02H	; Has last character been sent?
	BEG	BHLT1	; NO.
	CMPB	#04X	:YES, has end of message been reached?
	BEQ	BHLT2	
	LDB	**	ON:
	STB	ACIATD	.Transsit Character
	BRA	BHLT1	
BHL T2	LDA	#03H	
	STA	ACIACR	;Reset ACIA.
	LDA	#49H	
	<u>.</u>	#C14C4	

\$ 		AAD ANU ATOUT	;Load PIA outputs with standby data.
5 1 3	CDB STB DECA	+ + + - ×	
	BNE	BHL T3	
	swi		
	FCB	MONITR	;Return to monitor.
**** ACNOP			
BACNOP	LBRA	ACTPROC ;	No operation.
***** EXTFN *			
• •	Used to transfer	r control over to	Used to transfer control over to the state table for execution
* *	on an external function.	funct ion.	
BEXTFN	SWIZ		Execute external function.
4	LBRA	ACTPROC	
**** ACEND *			
•	End of a state a	a state action list.	
BACEND	LDY	CACTBAS	
	LDA	CACTENT	
	LDB	A, Y	
	ANDB	x	;Alter active state # for condition mode.
	STB	A, 4	
	51.00		

Appendix D Program Listing Condition List Processing

```
greater than or equal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Transfer to new state if conditions satisfied.
                                                                                                                                                                                                                                                                                                                                                                                                                                                     Compare register with data not equal. Compare register with data less than or equal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Either the previous OR next conditional block.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Compares six registers with the elapsed timer
                                                                                                                                                                                                                                                                                                                                              .Compare registers greater than or equal.
                                                                                                                                                                                                                                                                                                                                                                                                                             data greater than.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Compare register with data less than.
                                                                                                                                                                                                                                                                                                                                                                                                                                         Compare register with data equal.
                                                                                                                                                                                                                                                                                                                                                         Compare registers greater than.
                                                                                                                                                                                                                                                                                                                                                                                    Compare registers not equal.
                                                                                                                                                                                        FLGPRT, FLGSEC, FLGPAS, FLGDIS
FORNU, MESAD, DISAD, PIAAD, PIANU
STIME, TIMERAS, TIMERS, TIMERM, TIMERHL, TIMERHH
ACTPNT, ACTBAS, STTBAS, SACT, EACT
DATIN, DATOUT, SDATOUT, DATOUR
SDIS, EDIS, SREG, EREC
PDATA, PDATA1, MONITR, BRKPT
ACIACR, ACIASR, ACIATD
                                                                                                                                                                                                                                                                                                                                                                         registers equal.
                                                                                                                                                                                                                                                                                                                                                                                                               register with
                                                                                                                                                                                                                                                                                                                                                                                                                             register with
                                                                                                                                                                                                                                                                                                                                                                        Compare
                                                                                                                                                                                                                                                                                                                                                                                                               Compare
                                                                                                                                                                                                                                                                                                                                                                                                                              Compare
                                                                                               *******************************
                                                                                                                                                                CONPROC
                                                                                                                                                                                                                                                                                                                                            80H
82H
82H
83H
                                                                                                                                                                                                                                                                                                                                                                                                             84H
85H
86H
87H
88H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               89H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BAH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     8BH
8CH
8DH
                          Conditional Table Processor
                                                    AUTHOR: Robert M. Laurie
DATE: February 9, 1986
                                                                                                                                     ***** EXTERNAL / GLOBAL LABELS
                                                                                                                                                                                                                                                                                                                 ***** CONDITIONAL FUNCTIONS *
GRADUATE THESIS
              State Machine
                                                                                                                                                                                          EXT
                                                                                                                                                                                                                   EXT
                                                                                                                                                                                                                                             EXT
EXT
EXT
                                                                                                                                                                                                                                                                                                                                         EQU
EQU
                                                                                                                                                                                                                                                                                                                                                                                                                        EQU
                                                                                                                                                                                                                                                                                                                                                                                                             EGU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          EGU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    EGU
                                                                                                                                                                                                                                                                                                                                         CMPGE
                                                                                                                                                                                                                                                                                                                                                                    CMPEQ
                                                                                                                                                                                                                                                                                                                                                                                                                                                   CIMNE
CIMLE
CIMLT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    BLKOR
TRANS
CONAC
                                                                                                                                                                                                                                                                                                                                                                                                             CIMGE
                                                                                                                                                                                                                                                                                                                                                                                                                                         CIMEO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           TIMET
```

Contract active states.

				٠	pointer.																									
;No operation. ;End of a conditional state block.		***	= Address of Active State List	nerthand contitions of and the	Get state table entry and increment pointer.		;Bit 7?: 0=Input check, 1=Function.	;1, go to function decoder.	;0, test pass flag enabled?	ON	;YES, Batable entry.		•	;)) Determine byte number.	(;	· ·	;Push byte number and entry.	, Amentry.	.Mask out bit number.			;)) Generate mask.		C.	;Pull byte number.	Get input data pointer.	;What is input bit value?		:0. pull entry	What should bit be?
8EH 8FH		**************************************		(F) CPAS	+ *	*	#80H	BFNC1	(FLGPAS	BINTI	A,B	#38H				;	a , 4	K, 8	#L0#			BINP2		BINP1	ď	#DATIN	A , ∀	BINP3	CC	#40H
EQU	PROG	statestatestatestatestatestatestatestat	Passed in Register Variables: X	2	LDA	RETE INPUT CHECK	BITA	BNE	TST	BNE	TFR	ANDA	LSRA	LSRA	LSRA		PSHU	Z.	ANG.		TSTA	BEG	DECA	BRA	PULU	LDY	ANDB	BNE	D OF O	8118
CNNOP		CON	* * *	CONPROC	BINT	***** DISCRETE	•													n Tab					BINP2					

	BEQ	BINT	.0:
	INC	(FLGPAS	il, condition not satisfied
	BRA	BINTI	
BINP3	PULU	œ	
	BITB	#40H	
	BNE	BINT	30
	INC	(FLGPAS	:0. Condition not satisfied
	BRA	BINT	
**** FUNCTION	DECODER .		
BFNC1	CMPA	#CMPGE	
	BEQ	BCMPGE	
	CMPA	#CMPGT	
	BEG	BCMPGT	
	CMPA	#CMPEQ	
	LBEG	BCMPEQ	
	CMPA	#CMPNE	
	LBEQ	BCMPNE	
	CMPA	HON LOS	
	LBEQ	BOINGE	
	CMPA	#C1361	
	LBEQ	BCIMGT	
	CMPA	#CIMEG	
	LBEQ	BCIMEG	
	CMPA	#CIMNE	
	LBEG	BCIMNE	
	CMPA	#CIMLE	
	LBEG	BCIMLE	
	CMPA	#CIMLT	
	LBEO	BCIMLT	
	CMPA	#TIMET	
	LBEQ	BTIMET	
	CMPA	BE KOD	
	- 850	007.700	
	CMPA	TO CALLE	
	LBEQ	BTRANS	
	CMPA	#CONAC	
	LBEQ	BCONAC	
	CMPA	#CNNOP	
	LBEQ	BCNNOP	

•	CMPA Lbra	#CNEND BCNEND	
***** CMPGE *			
* * *	Compares a pair is greater than	Compares a pair of registers and checks is greater than or equal to the second.	and checks that the first e second.
* •	Operands (2):	[Reg#] [Reg#]	
BCMPGE	BSR LBGE INC LBRA	CMPRG BINT1 <flgpas BINT1</flgpas 	;Compare registers, does condition apply?;YES.;NO, condition not satisfied.
**** CMPGT *			
	Compares a pair is greater than	pares a pair of registers a greater than the second.	and checks that the first
* *	Operands (2):	[Reg#] [Reg#]	
ВСЯРБТ	BSR LBGT INC LBRA	CMPRG BINT1 <flgpas BINT1</flgpas 	<pre>;Compare registers, does condition apply? ;YES. ;NO, condition not satisfied.</pre>
***** CMPEQ *			
	Compares a pair is equal to the	a pair of registers at to the second.	a pair of registers and checks that the first to the second.
* *	Operands (2):	[Reg#] [Reg#]	
BCMPEQ.	BSR Lbeq Inc Lbra	CMPRG BINT1 <flgpas BINT1</flgpas 	Compare registers, does condition apply; yes.
**** CMPNE *			
* * *	Compares a pair of registers is not equal to the second.	of registers ar the second.	and checks that the first
	Operands (2):	[Reg#] [Reg#]	

BCMPNE	BSR	CMPRG	;Compare registers, does condition apply?
	LBNE	BINT	; YES.
	INC	(FLGPAS	;NO, condition not satisfied.
	LBRA	BINT1	
*****	*************		***
	SUBROUT INES		•
***	***	建设工程设备的设计设备设计设备设计的设计设备的设备的设计设备设计设备设计设备设计设计设计设计	***
	CMPRG is cal	led by all redis	CMPRG is called by all register comparison programs.
	Placed here	to save bytes for	Placed here to save bytes for short branches.
		;	
CMPRG	LDD	+ + ×	irst
	TST	(FLGPAS	Jest pass flag enabled?
	LBNE	BINI	
	LDY	#SKEG	;YES, point to start of user registers.
	LDA	A, 4	
	CMPA	≻,′@	First value greater than or equal to second?
	RIS		
•		led by all regis	is called by all register to immediate data comparison routines.
•	Place here to	here to save bytes for short	short branches.
		:	•
CMPIM	LDD	++×	
	181	(FLGPAS	; Test pass flag enabled?
	LBNE	BINT	· NO.
	LDY	#SREG	;YES, point to start of user registers.
	LDA	A, ∀	
	CMPA	×,	;Is register value greater than immedate data?
	RTS		
	Compares a	edister with imm	Compares a register with immediate data and checks that the register
•	is greater t	than or equal to	to the immediate data value.
•			
	Operands (2):	[Reg#]	[Immediate data]
9CIMGE	BSR	CMPIM	; Compare register with data, does condition app
	LBGE	BINT	; YES.
	INC	KFLGPAS	;NO, condition not satisfied.
	LBRA	BINTI	

	Compares a registry size greater tha	register with immediate data and than to the immediate data value.	ate data and checks that the register e data value.
	Operands (2):	[Reg#] [Immediate	e data]
ВСІМСТ	BSR LBGT INC LBRA	CMPIM BINT1 <flgpas BINT1</flgpas 	;Compare register with data, does condition apply?;YES.;NO, condition not satisfied.
**** CIMEQ *			
	Compares a regis is equal to the	a register with immediate data to the immediate data value.	ate data and checks that the register value.
	Operands (2):	[Reg#] [Immediate	e data]
ВСІМЕФ	BSR LBEQ INC LBRA	CMPIM BINT1 <flgpas BINT1</flgpas 	Compare register with data, does condition apply?YESNO, condition not satisfied
**** CIMNE *			
	Compares a registre is not equal to	a register with immediate ual to the immediate data	ate data and checks that the register ata value.
	Operands (2):	[Reg#] [Immediate	e data]
BCIMNE	BSR LBNE INC LBRA	CMPIM BINT1 (FLGPAS BINT1	; Compare register with data, does condition apply? ; YES. ; N0, condition not satisfied.
*** CIMLE *			
	Compares a register with is less than or equal to		immediate data and checks that the register the immediate data value.
	Operands (2):	[Reg#] [Immediate	data]
BCIMLE	a co	2 0 2 0	

```
; Compare register with data, does condition apply; YES.
                                                                     Compares a register with immediate data and checks that the register
                                                                                                                                                                                                                                                                                                                                                                                              NO, get minutes/seconds value.
           ;NO, condition not satisfied.
                                                                                                                                                      ;NO, condition not satisfied.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Get minutes/seconds value.
                                                                                                                                                                                                                                                                                                                                                                                                        Is it greater than time?
                                                                                                                                                                                                                                                                                                                                                                      is it greater than time?
                                                                                                                                                                                                                                                                                                                                                                                                                                ;NO, get hours value.
;Is it greater than time?
                                                                                                                                                                                                                                                                                                                                               Point to first register.
                                                                                                                                                                                                                                                                                                            Test pass flag enabled?
                                                                                                                                                                                                                                                                                                                                                           Get milliseconds value.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 NO, disable pass flag.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          is it less than time?
                                                                                                                                                                                                                                                                                                  Get register number.
                                                                                                                                                                                                                           consecutive user registers are less than or equal to the six elapsed time registers. Only the first register number is required as an operand.
                                                                                                                                                                                                                This instruction checks that the values of six
                                                                                is less than the immediate data value.
                                                                                                        [Reg#] [Immediate data]
                                                                                                                                                                                                                                                                                                                                                                                                                   YES.
                                                                                                                                                                                                                                                                                                                                   ; YES.
                                                                                                                                                                                                                                                                                                                      .
9
                                                                                                                                                                                                                                                                                                                                                        4,Y
<TIMERmS
BTIM1
           (FLGPAS
BINT1
                                                                                                                                                     (FLGPAS
BINT1
                                                                                                                                                                                                                                                                                                                                                                                                                                         CTIMERHH
                                                                                                                                                                                                                                                                                                             KFLGPAS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                (FLGPAS
BINT1
                                                                                                                                                                                                                                                                                                                                                                                                      (TIMERM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CTIMERM
                                                                                                                                                                                                                                                                                                                                  #SREG
BINT
                                                                                                                                CMP IM
                                                                                                                                           BINT1
                                                                                                                                                                                                                                                                                                                                                                                                                    BTIME
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 BINT
                                                                                                                                                                                                                                                                           [Reg#]
                                                                                                                                                                                                                                                                                                                                                                                                                                                      BTIME
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     BINT
                                                                                                                                                                                                                                                                                                                       BINTI
                                                                                                                                                                                                                                                                                                                                                 ۲, ۸
                                                                                                         Operands (2):
                                                                                                                                                                                                                                                                          Operands (1):
LBLE
INC
LBRA
                                                                                                                              BSR
LBLT
INC
LBRA
                                                                                                                                                                                                                                                                                               LBLT
INC
LBRA
                                              ***** CIMLT *
                                                                                                                                                                                        * **** TIMEL *
                                                                                                                              BCIMLT
                                                                                                                                                                                                                                                                                               BTIMET
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BTIME
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            BTIMI
```

***** BLKOR *			
•			
•			
	This instruction	in is use to mark	This instruction is use to mark the end of a conditional
•	which is to be	OR'ed with the n	which is to be OR'ed with the next conditional block.
•			•
BBLKOR	TST	CONPROC	;Test pass flag enabled? :No
	;		
BBOR 1	LDA	+ *	;YES, get next byte.
	CMP A BNE	#TRANS BBOR1	; Is it equal to TRANS? :NO.
	BRA	BTRANS	; YES
***** TRANS *			
•			•
•		e G	of a set of conditional statements
•	transfers	Control to a new	state should the previous conditions
•	be satified.		
*	•		
•	Operands (1):	[New State #]	
	<u> </u>	*	+ 4 5 5 .
DIRANG	100	0 ° 0 ° 1 ° ° ° ° ° ° ° ° ° ° ° ° ° ° °	
	0	04.00.00	6984
	LBNE	CONPROC	
	ASLA		, YES.
	ORA	#0#	;Set for action list of new state.
	LDB	CACTPNT	
	LDY	KACTBAS	;)) Change active state to new state
	STA	₽, Υ	
	RTS	•	
#			
***** CONAC *			
* 1	To the fell order		following respect and result towally active. the total number of
			TOTAL TOTAL PRODUCTION OF THE COMMENT OF THE COMMEN
•	-	ed by a specified number,	number, and transition
* 1	state. Inis in	This instruction must be	e the last statement of a conditiona
,			
* *	Operands (variable).	[State #	conditionall
*		[New state	e #]
BCONAC	TST	<flgpas< td=""><td>;Test pass flag enabled?</td></flgpas<>	;Test pass flag enabled?

	BNE	BCNEND	.NO.
	LDA	+ X	;YES, get total states to be contracted.
	- 10	CACIBAS	
	L D B	CACIPNI B Y	; Point to currently active state.
	D N H	- > ·	
	LEAY	· >- :	
BCGN1	LDB	*	
	ASLB		
	CMPB	*	; Are conditional states active?
	BEG	BCONZ	; YES.
	INC	(FLGPAS	;NO, fails conditional test.
BCONS	DECA		
	BNE	BCON1	
	PULU	Α,Υ	
	151	(FLGPAS	is cass flac enabled?
	BNE	BCNEND	.NO.
	6	,	
	LDB	×	, YES.
	ASLB		
	ORB	#01H	Get new state #.
	STB	+ >-	
	LEAX	A, Y	
BCON3	LDB	+ *	Contract the required amount of states.
	STB	*	
	CMPX	#EACT	
	BLT	BCON3	
	RTS		
*			
***** CNNOb *			
*			
BCNNOP	LBRA	BINT	;No operation.
***** CNEND *			
*			
* •	This instruction	n marks the end	This instruction marks the end of a conditional state.
BCNEND	SHOW		

Appendix E State Table Assembler Listing

=
σ
0
Ø
9

**************************************	. Laurie * * * * * * * * * * * * * * * * * * *		•	Prescribed Order Must Be Followed er Block Marker - Dats may he of verieble	Block Marker	.OCK (USER DEFINEABLE) *	0		_	59	(U)	o m	29	•	89		.	7.0		<u>-</u> 0	72	6	73	10	7.4
**************************************	R: Robert M February 9	***	DEFINITION	@ The Pr	n	DECLARATION BLOCK	EGU	EGU	EGU	EQU	בסם	E G C	EQU	Eau	E00.	2 2	E GO	EGU	EQU	E G U	EOU	EQU	EQU	EQU	-104
GRADUAT State	AUTHOR:	***	**** SYMBOL [**** I/O DECI	READYLT_OFF	READYLTON	EXTLDER_OFF	EXTLDER_ON	RIKLUER OFF	LODDONE OFF	LODDONE_ON	EXTGRIP_OFF	EXTGRIP_ON	LUNDER IL OFF	RASDRILOFF	RASDRIL_ON	RTRCRIP_OFF	RIKERIP ON		START OFF	START_ON	PLOAD_OFF	200

length in this block.

	# Peo -1:	;Move data from first register to second.
76 13 14 15 15	LURTEST_OF EQU 80 RASTS11_OFF EQU 81 RASTS11_OFF EQU 81 RASTS11_ON EQU 83 RASTS11_ON EQU 83 RANDONE_OFF EQU 83 RANDONE_OFF EQU 83 RASTS15_OFF EQU 82 RASTS15_OFF EQU 82 RASTS15_OFF EQU 83 RASTS15_OFF EQU 83 ROTPLAT_OFF EQU 83 STOPS_OFF EQU 83 STOPS_OFF EQU 83 TSTDN_OFF EQU 83 TOF11_ON EQU 83 TSTDN_OFF EQU 83 TOF11_ON EQU 93 TUP11_ON EQU 93 TUP11_ON EQU 93 RAVRT_OFF EQU 93 RAVRT_OFF EQU 93 RAVRT_OFF EQU 93 RAVRT_ON EQU 93 RAVRT_ON EQU 93 RAVRT_ON EQU 93 RAVRT_ON EQU 95 RAVRN_ON EQU 93 RAVRT_ON EQU 93 RAVRT_ON EQU 95 RAVRT_OFF EQU 95 RAVRT_ON EQU 95	0 A1 H
E 00 E 0	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	EGO
PGRIP_ON DRLDN_OFF DRLUN_ON DRLUP_OFF GRPRL_OFF	LURTEST CFF LURTEST CN RASTS 11 CN EXTREMY OFF RANDONE OFF RANDONE OFF RANDONE OFF RASTS 15 OFF RAPPON OFF TUP 11 OFF TUP 11 OFF TUP 11 OFF TUP 11 OFF TUP 15 ON RAVEN ON	MOVER

:Increment register.	;Decrement register.	; Add inmediate data to register.		egisters and pl	; Subtract two registers and place result in first.	Set timer alara.	Expand active states.	ing is	ion.	No operation	; End of active state block.		ION BLOCK *	.Compare register pair for greater than or equal.	redister pair for greater than	register pair for equal.	register pair for		register	with data greater than.	with data equal.	with data	redister with data less	register with data less than.	; Compares six registers with the elapsed timer.	Either the previous OR next conditional block.	new state if conditions sati		; No operation.	;End of a conditional state block.	;@ Starting address given in linker.	****** ; @ O=Terminal Print Out/1-8=Algorithm Table Number		*	. A Algorithm Table 1 Starting Address
0A2H	HE40	0A4H	0ASH	0A6H	0A7H	0A8H	0A9H	OAAH	OABH	OACH	OADH	STAGE CHOTTONIES	TUNCITONS DECLARALION BLOCK	H08	81H	82H	83H		1148	85H	Н98	87H	88H	H68	ВАН	88H	8CH	H08	8EH	8FH	0D200H	**************************************		STARTING ADDRESSES *	ATI
EGU	EQU	EGU	EQU	EQU	EGU	Eau	EQU	EQU	EGU	EQU	EQU	TOT - NOTITIONS	161 L131	EQU	EGU	EQU	EQU	i	EGO	Eau	EGU	EGU	EGU	EQU	Eau	EQU	EGU	Eau	EGU	EGU	ORG	**************************************		ALCORITHM TABLE S	FDB
INCRG	DECRG	ADDIM	SUBIM	ADDRG	SUBRG	TIMES	EXPAC	HLT50	EXTFN	ACNOP	ACEND	* *		CMPGE	CMPGT	CMPEQ	CAPNE	1	ا ا ا	CIMGT	CIMEG	CIMNE	CIMLE	CIMLT	TIMET	BLKOR	TRANS	CONAC	CNNOP	CNEND		****** STBEG	•	V ****	

```
0A,0D
"LISTED BELOW. PLEASE SELECT ONE OF THE FOLLOWING (1 - 8):"
0A,0A,0D
" 1 = Thesis Example of Three Station Automatic Drilling Station"
0A,0D
                                                                                                    "THIS STATE MACHINE WILL INPLEMENT ONE OF THE EIGHT ALGORITHM TABLES"
Starting Address
                                                                                                                                                                                                                                                                                                                  i@ PIA Starting Address
i® Number of 8-Bit PIA Units Required
Algorithm Table 3 (8 Algorithm Table 3 (9 Algorithm Table 4 (9 Algorithm Table 5 (9 Algorithm Table 6 (9 Algorithm Table 6 (9 Algorithm Table 7 (9 Algorithm Table 7 (9 Algorithm Table 8
                                                                                                                                                                                                                                                                                                                                            DDR/OR
DDR/OR
DDR/OR
DDR/OR
                                                                                                                                                                                                                                                                                                                                             Unit 2
Unit 2
Unit 3
                                                                                                                                                              0A,0D

" None"

0A,0D

" None"
                                                                                                                                                                                                                                 0A,0D
= None:
0A,0D
                                                                                                                                                                                                                                                         " None
                                                                                                                                                       " None
                                                                                                                                                                                                         = None
                                                                                                                                                                                                                          "eucN =
                                                                                                                                                                                                                                                                   0A,0D
04
                                                                                                                                                                                                                 0A,0D
                                                                                                                                                                                                                                                                                                                                            FF,01
01,00
FF,00
                                                                                                                                                                                                                                                                                                                     10,00
   000000
                                                                                                                                                                                                         ın
                                                                                                                                                                                                                                                                                                     #
                                                                     **** SELECTION MESSAGE
                                                                                                                                                                                                                                                                                                   **** ALGORITHM TABLE
  708
708
708
708
708
                                                                                      HX
HX
                                                                                                                                                                                                                                                                                                                                      , HHHH
```

```
Address of message number vector table External Functions Address
                                                                                                                                                                                            State 1 Condition List Address
State 1 Action List Address
State 2 Condition List
     Display format number
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          State 9 Condition List
State 9 Action List,
State 10 Condition List
State 10 Action List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            State 12 Action List
State 13 Condition List
State 13 Action List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          State 11 Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      State 12 Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           State 14 Action List
State 15 Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    State 14 Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 State 16 Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Condition List
                                                                                                                                                                                                                                                                                          Condition List
                                                                                                                                                                                                                                                                                                                                        Condition List
Action List
                                                                                                                                                                                                                                                                                                                                                                                     Condition List
                                                                                                                                                                                                                                                                                                                                                                                                             Action List
Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                           Action List
Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Condition List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   State 11 Action List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        State 15 Action List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          State 16 Action List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   State 17 Action List
                                                                                                                                                                                                                                                                      Action List
                                                                                                                                                                                                                                                                                                                   Action List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Action List
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Action List
 ; @ Display format n;
; @ Heading number
; @ Address of messa;
; @ External Function
                                                                                                                                                                                                                                                                  State 2 (State 3 (
                                                                                                                                                                                                                                                                                                                                      State 4 (; State 5 (
                                                                                                                                                                                                                                                                                                                                                                                                                                  State 6
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                State 17
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       State 8
                                                                                                                                                                                                                                                                                                                                                                                                              State 5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 State 7
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 State 8
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        State
                       0
Mesg
Extfunc
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                $5.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
$1.00
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             S16C1
S16A1
                                                                                                                                                                                                                    $201
$201
$241
$301
$341
$401
                                                                                                                                                                                                                                                                                                                                                            $4A1
$5C1
$5A1
$6C1
$6A1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      S7A1
S8C1
S8A1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            5901
                                                                                                                        *
                                                                                                                  ***** STATE NUMBER VECTOR TABLE

*
FCB
FCB
FDB
```

;State 2 Conditional List ;State 3 Conditional List ;State 4 Conditional List ;State 1 Condition List ;State 1 Action List ; State 2 Action List ;State 3 Action List State 4 Action List State 5 Action List LDRET_OFF CONAC,2,9,14,17 CNEND READYLT_OFF EXTLDER_ON EXPAC,2,5,10 ACEND ROTPLAT_OFF READYLT_ON ACEND EXTLDER_OFF RTRLDER_ON ACEND RTRLDER_OFF Loddone_on Acend *
***** STATE ACTION AND CONDITIONAL LISTS * EXTGRIP_ON START_ON TRANS, 2 CNEND PLOAD_ON TRANS, 3 CNEND LDRET_ON TRANS,4 CNEND FCB SIA1 S1C1 SEAT Seci **53A1** S3C1 S4A1 S4C1 55A1

510C1	8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	TSTDN_ON TRANS,111 TIMET,10 TRANS,15 CNEND	;State 10 Cond	Condition List
S11A1	7 7 7 C 8 8 8 8 8	LWRTEST_OFF RASTS11_ON ACEND	;State 11 Acti	Action List
SI 1C1	8 8 8 8 8 8	TUP11_ON TRANS, 12 CNEND	;State 11 Cond	Condition List
SIEA1	F F F 80 00 00 00 00 00 00 00 00 00 00 00 00 0	RASTS11_OFF Extremv_on Acend	State 12 Acti	Action List
SI2C1	F F C B C B C B C B C B B C B C B B C B C	PCRMV_ON TRANS,13 CNEND	;State 12 Cond	Condition List
S13A1	F F F 8 8 8 8 8 8	EXTREMV_OFF Rtremv_on Acend	;State 13 Acti	Action List
S13C1	FCB FCB	RMVRT_ON TRANS,14 CNEND	;State 13 Cond	Condition List
S14A1	8 8 8 8 8 8 8 8 8	RTRREMU_OFF RGRMVMN_OFF RMVDONE_ON ACEND	;State 14 Action	on List
S14C1	FCB	CNEND	;State 14 Cond	Condition List
S15A1	F F F	LURTEST_OFF RASTS15_ON ACEND	;State 15 Acti	Action List

State 15 Condition List	;State 16 Action List	State 16 Condition List	;State 17 Action List	;State 17 Condition List	These programs are called tep Lists. All programs must ion as they are interrupt driven.			
TUP15_ON TRANS,16 CNEND	RASTS15_OFF RGRMVMN_ON ACEND	RMVMN_ON Trans,14 Cnend	LODDONE_OFF DRLDONE_OFF RMVDONE_OFF ROTPLAT_ON ACEND	ROTAT_ON TRANS, 1 CNEND	SWI2 Programs are placed here. These proby the EXTFNC instruction of Step Lists. terminate with an RTI instruction as they	3,0,×	CTOR TABLE * #1 FUNC1	
F F F	FCB FCB CB	F F F S S S S S S S S S S S S S S S S S	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	FCB FCB FCB A EXTERNAL FUNCTIONS *	SWIZ Programs are plac by the EXTFNC instruct terminate with an RII	, LDA LDA	RNAL FUNCTIONS VECTOR CMPA BEQ	RTI
S15C1	S16A1	S16C1	S17A1	\$17C1 * * **** EXTE	• • • • •	EXTFUNC	**** EXTERNAL	FUNCI

		0000000011111111222222222223333333333344444444455555556666666666	HEX 0A,0D 0.000 0.
VECTOR TABLE *	MESGO	0000000001111111122222 123456789012345678901234 1A,0D,0A,0A 0A,0D 1A,0D 1A,0D 1A,0D 1A,0D 1A,0D 1A,0D 1A,0D	00,000
VECTOR	FDB ,	A A B B B B B B B B B B B B B B B B B B	HEX HEX
MESSAGE		*** MESSAGES ESG0	
* * *	# # # # # # # # # # # # # # # # # # #	* O * S * S	,

LIST OF REFERENCES

- Andrews, Michael, "Programming Microprocessor Interfaces for Control and Instrumentation", Prentice Hall Inc., Englewood Cliffs, N.J., 1982.
- Bartlett, Peter G., "Advantages of Controlling Transfer Lines Using Distributed Control", Proceedings of the 1980 Joint Automatic Control Conference, Vol 1, San Francisco, CA., Paper No WA7-D, August 13-15, 1980.
- Bartlett, Peter G., "Installing a PC", Instruments & Control Systems, Vol 53, No 8, pp.45-47, August 1980.
- 4. Brown, Lyman F., "A Role For Programmable Controllers In Factory Distributed Control", IEEE Industry Applications Society Meeting, pp. 31-35, October 1982.
- 5. Christensen, J. H., O. J. Struger, "Programmable Controller Software Architectures for Advanced Machine Diagnostics", IEEE Transactions on Industry Applications, Vol IA-21, No 1, pp.112-115, January/February 1985.
- 6. Courvoisier, M., R. Valette, J. M. Bigou, and P. Esteban, "A Programmable Logic Controller Based On A High Level Specification Tool", Laboratoire d'Automatique, Toulouse, France, 1983.
- Delato, Dave, "Programming Your PC", Instruments & Control Systems, Vol 53, No 7, pp.37-40, July 1980.
- Dornfeld, D. A., D. M. Auslander, and P. Sagues, "Microprocessor - Controlled Manufacturing Processes", Mechanical Engineering, Vol 102, No 13, pp.34-41, December 1981.
- 9. Dornfeld, D. A., D. M. Auslander, and P. Sagues, "Software for Microprocessor Control of Mechanical Equipment", Proceedings: 1979 Joint Automatic Control Conference, Denver, CO., pp.71-77, June 17-21, 1979.
- 10. Flynn, W. R., "New PC Introductions Are Located At Opposite Ends of Spectrum", Control Engineering, Vol 32, No 1, pp.77-78, January 1985.
- 11. Flynn, W. R., "1985 PC Update", Control Engineering, Vol 32, No 1, pp.79-83, January 1985.

- 12. Gander, J. G. and H. U. Liechti, "State Language for Real-Time Process Control", Microprocessors and Microsystems, Vol 5, Nol, pp.27-28, January/February 1981.
- 13. Grzelak, T. A., P. H. Lewis, M. J. Gilpin, and R. O. Shelton, "Identification and Classification of State Transition Techniques for Industrial Machine Control", Michigan Tech Univ, Houghton, MI, March 1, 1983.
- 14. Grzelak, T. A., P. H. Lewis, M. J. Gilpin, and R. O. Shelton, "Comparison of State Transition Techniques and Relay Ladder Logic Techniques for Industrial Machine Control", Michigan Tech Univ, Houghton, MI, May 31, 1983.
- 15. Henry, Don, "PC I/O Considerations", Instruments & Control Systems, Vol 53, No 6, pp.37-40, June 1980.
- 16. Hopkins, Albert L., Jr., "Software Issues in Redundant Sequential Control", IEEE Transactions on Industrial Electronics, Vol IE-29, No 4, pp.273-278, November 1982.
- 17. Hopkins, Albert L., Jr. and Louis J. Quagliata, "State Transition Synthesis for Sequential Control of Discrete Machines", Presented at the Second International Conference, Applications of Electronics in Industry, Torino, Italy, October 2-3, 1973.
- 18. Jasany, L. C., "Tying the Factory Together With PC's and Networks", Production Engineering, Vol 31, No 4, pp.52-62, April 1984.
- 19. Johnsonbaugh, Richard and Tadao Murata, "Petri Nets and Marked Graphs Mathematical Models of Concurrent Computation", The American Mathematical Monthly, Vol 89, No 8, pp.552-566, October 1982.
- 20. Landau, Jack V., "State Description Techniques Applied to Industrial Machine Control", Computer, Vol 12, No 2, pp.32-40, February 1979.
- 21. Laduzinsky, A. J., "Programmable Controller Delivers Fault Tolerance Using Twelve Microprocessors", Control Engineering, Vol 32, No 2, pp.76-77, February 1985.
- 22. Laduzinsky, A. J., "STD Bus Performance Increases With Multiple Processors, Multitasking Software, and VLSI", Control Engineering, Vol 31, No 13, pp.65-70, December 1984.

- 23. Lloyd, Mike, "Graphical Function Chart Programming for Programmable Controllers", Control Engineering, Vol 32, No 10, pp.73-76, October 1985.
- 24. McPhillips, A. Scott, "Designing Logic with Software", Proceedings IEEE 1978 MICRO-DELCON, The Delaware Bay Microcomputer Conference, pp.7-11, March 1978.
- 25. Mical, Dr. Richard D. and Stephen C. Schwarm,
 "Implementing State Diagrams in a High Level Language",
 Proceedings IEEE 1979 MICRO-DELCON, The Delaware Bay
 Microcomputer Conference, pp.89-97, March 1979.
- 26. Morris, Henry M., "Fast Growing PC Market Encourages Wide Range of Product Offerings", Control Engineering, Vol 30, No 1, PP.57-61, January 1983.
- 27. Motorola Inc., 8-Bit Microprocessor & Peripheral Data, Motorola Inc., 1983.
- 28. Motorola Inc., MC6809-MC6809E Microprocessor Programming Manual, Motorola Inc., 1983.
- 29. O'Connor, Joseph Allan, "A CRT-Based State Transition Language for Industrial Sequential Control", M. S. Thesis, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA., June 1981.
- 30. Ramamoorthy, C. V. and Gary S. Ho, "Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets", IEEE Transactions on Software Engineering, Vol SE-6, No 5, pp.440-449, September 1980.
- 31. Schmitt, L. E., "PC versus CNC Which Do You Choose?", IEEE Transactions On Industry Applications, Vol IA-20, No 5, pp.1141-1145, September/October 1984.
- 32. Smith, Gordon H., "Converting Relay Logic to Software", Machine Design, Vol 50, No 19, pp.93-99, August 24, 1978.
- 33. Struger, O. J. and J. H. Christensen, "Languages for Programmable Controllers", IEEE Industry Applications Society Meeting, pp. 1261-1265, October 1982.

- 34. Sutherland, H. A., B. K. Bose, and C.B. Somuah, "A State Language for the Sequencing in a Hybrid Electric Vehicle", IEEE 1982 IECON Proceedings, 1982 Industrial Electronics Society Annual Conference, Palo Alto, CA., pp.15-19, November 15-19, 1982.
- 35. Takahashi, Hideyuki, "An Automatic-Controller Description Language", IEEE Transactions on Software Engineering, Vol SE-6, No 1, pp.53-64, January 1980.
- 36. Thomas, David W., "EE 467 Computer Project", Michigan Technological University, Houghton, MI., Advisor: T. A. Grzelak, February 1985.
- 37. Waite, Ralph, "PC Study Reveals User Wants and Needs", Instruments & Control Systems, Vol 56, No 2, pp.59-60, February 1983.
- 38. Walker, Geoffry Robert, "The Formal Specification and Control of Sequential Processes Using the State Method", M. S. Thesis, Department of Aeronautics and Astronautics, Massachusetts Institute of Technology, Cambridge, MA., June 1978.
- 39. Wolfe, Peter DeMarques, "A Computer Language for Control of Autonomous Industrial Equipment", M. S. Thesis, Department of Electrical and Computer Science, Massachusetts Institute of Technology, Cambridge, MA., June 1973.